Sunteți pe pagina 1din 1

FPGA IMPLEMENTATION OF DES USING PIPELINING CONCEPT WITH SKEW CORE KEY SCHEDULING

ABSTRACT
The data encryption standard (DES) is the best known and most widely used private key encryption algorithm developed by IBM in 1977 as a modification of an earlier system known as Lucifer. It provides a basis for comparison for new algorithms and is also used in IPSec protocols, ATM cell encryption, the secure socket layer (SSL) protocol and in Triple DES. As DES uses 56 bit key, 256 possible keys are there; so brute force attack appears impossible. The Data Encryption Standard (DES) has shown noticeable signs of aging during the last two decades, it has finally proved insecure in July 1998 using a special purpose DES cracker machine developed by Electronic Frontier Foundation (EFF). In this paper we present a system that is a DES-variant with more resistance towards the possible attacks against DES. In this project we present a novel implementation of the reconfigurable, high performance DES algorithm with Skew core Key Scheduling which applies specifically to a pipelined design. It allows 16 data blocks to be processed simultaneously resulting in an impressive gain in speed. It also supports the use of different keys every clock cycle, thus improving overall security since users are not restricted to using the same key during any one session of data transfer. A novel skew core key scheduling is necessary to control the time at which the sub-keys are available to each function f block. This is accomplished by the addition of a skew that delays the individual sub-keys by the required amount. The design will be coded using Verilog HDL and implemented on Xilinx Spartan FPGA technology. Implementing cryptographic algorithms on reconfigurable hardware provides major benefits over VLSI (very large scale integrated circuits) and software platforms since they offer high speed similar to VLSI and high flexibility similar to software. On the other hand, reconfigurable devices are attractive since the time and costs of VLSI design and fabrication can be reduced.

S-ar putea să vă placă și