Scribd Logo
Încărcați

Bine ați venit la Scribd!

  • 4x1 Multiplexer (Theory) - Digital VLSI Design Virtual Lab - Electronics & Communications - IIT GUWAHATI Virtual Lab

    Încărcat de

    RajBhan
    504 vizualizări2 pagini
    This document describes the design of a 4x1 multiplexer using pass transistor logic and transmission gate logic. It explains that a multiplexer selects one of several input signals and forwards it to the output. A 4x1 multiplexer can be constructed from two 2x1 multiplexers. It then discusses implementing a 2x1 multiplexer using pass transistor logic, which requires fewer transistors than a CMOS implementation. Next, it covers using a transmission gate logic to implement a 2x1 multiplexer, where the transmission gates act as bidirectional switches controlled by the gate signal to select the input.

    Descriere originală:

    4*1 mux in vlsi using transmission gates

    Titlu original

    4x1 Multiplexer (Theory) _ Digital VLSI Design Virtual Lab _ Electronics & Communications _ IIT GUWAHATI Virtual Lab

    Drepturi de autor

    © © All Rights Reserved

    Formate disponibile

    PDF, TXT sau citiți online pe Scribd

    Vi se pare util acest document?

    Este necorespunzător acest conținut?

    Raportați acest document
    This document describes the design of a 4x1 multiplexer using pass transistor logic and transmission gate logic. It explains that a multiplexer selects one of several input signals and forwards it to the output. A 4x1 multiplexer can be constructed from two 2x1 multiplexers. It then discusses implementing a 2x1 multiplexer using pass transistor logic, which requires fewer transistors than a CMOS implementation. Next, it covers using a transmission gate logic to implement a 2x1 multiplexer, where the transmission gates act as bidirectional switches controlled by the gate signal to select the input.

    Drepturi de autor:

    © All Rights Reserved
    Descărcați ca PDF, TXT sau citiți online pe Scribd
    Indicator pentru conținut neadecvat
    504 vizualizări2 pagini

    4x1 Multiplexer (Theory) - Digital VLSI Design Virtual Lab - Electronics & Communications - IIT GUWAHATI Virtual Lab

    Încărcat de

    RajBhan
    This document describes the design of a 4x1 multiplexer using pass transistor logic and transmission gate logic. It explains that a multiplexer selects one of several input signals and forwards it to the output. A 4x1 multiplexer can be constructed from two 2x1 multiplexers. It then discusses implementing a 2x1 multiplexer using pass transistor logic, which requires fewer transistors than a CMOS implementation. Next, it covers using a transmission gate logic to implement a 2x1 multiplexer, where the transmission gates act as bidirectional switches controlled by the gate signal to select the input.

    Drepturi de autor:

    © All Rights Reserved
    Descărcați ca PDF, TXT sau citiți online pe Scribd
    Indicator pentru conținut neadecvat
    din 2

    

    +RPH

    [0XOWLSOH[HU 7KHRU\ 'LJLWDO9/6,'HVLJQ9LUWXDOODE(OHFWURQLFV &RPPXQLFDWLRQV,,7*8:$+$7,9LUWXDO/DE

    'RZQORDG

    6ORW%RRNLQJ

    )HHGEDFN

    )RUXP

    &RQWDFWXV

    /RJLQ

     6HDUFK

    youarehere>home>electronics&communications>digitalvlsidesignvirtuallab>4x1multiplexer

    [0XOWLSOH[HU

    

    Theory

    Selfevaluation

    Procedure

    Simulator

    Assignment

    Reference

    Feedback

    Video

    Theaimofthisexperimentistodesignandplotthecharacteristicsofa4x1digitalmultiplexerusingpasstransistorandtransmissiongatelogic.

    ,QWURGXFWLRQ

    Amultiplexerormuxisacombinationalcircuitsthatselectsseveralanalogordigitalinputsignalsandforwardstheselected
    inputintoasingleoutputline.Amultiplexerof2ninputshasnselectedlines,areusedtoselectwhichinputlinetosendtothe
    output.

    Fig.1:Theschematicdiagram,booleanequationandthetruthtableofa2:1
    multiplexerwithinputsAandB,selectinputSandtheoutputZ.

    Figure2showshowa4:1MUXcanbeconstructedoutoftwo2:1MUXs.

    Fig.2:Implementationof4:1MUXusing2:1MUXs

    'HVLJQXVLQJSDVVWUDQVLVWRUORJLF

    Amultiplexercanbedesignedusingvariouslogics.Fig.3showshowa2:1MUXisimplementedusingapasstransistorlogic.

    KWWSLLWJYODEFRLQ"VXE  EUFK  VLP  FQW 

    

    

    [0XOWLSOH[HU 7KHRU\ 'LJLWDO9/6,'HVLJQ9LUWXDOODE(OHFWURQLFV &RPPXQLFDWLRQV,,7*8:$+$7,9LUWXDO/DE

    

    

    Fig.3.Designofa2:1MUXusingpasstransistorlogic

    Thepasstransistorlogicattemptstoreducethenumberoftransistorstoimplementa logic by allowing the primary inputs to


    drivegateterminalsaswellassourcedrainterminals.Theimplementationofa2:1MUXrequires4transistors(including the
    inverterrequiredtoinvertS),whileacomplementaryCMOSimplementationwouldrequire6transistors.Thereducednumber
    ofdeviceshastheadditionaladvantageoflowercapacitance.

    'HVLJQXVLQJWUDQVPLVVLRQJDWHORJLF

    AtransmissiongateisanelectronicelementandgoodnonmechanicalrelaybuiltwithCMOStechnology.Itismadebyparallel
    combinationofnMOSandpMOStransistorswiththeinputatthegateofonetransistor(C)beingcomplementarytotheinput at
    thegate()oftheother.Thesymbolofatransmissiongateisshownbelowinfig.4.

    Fig.4:Symbolfortranmissiongate

    ThetransmissiongateactsasabidirectionalswitchcontrolledbythegatesignalC.WhenC=1,bothMOSFETsareon,allowing
    thesignaltopassthroughthegate.Inshort,A=B,ifC=1.Ontheotherhand,C=0,placesbothtransistorsincutoff,creating
    anopencircuitbetweennodesAandB.Fig.5showstheimplementationofa2:1MUXusingtransmissiongatelogic.

    Fig.5:Circuitdiagramofa2:1MUXusingtransmissiongate
    logic

    Here,thetransmissiongatesselectsinputAorBonthebasisofthevalueofthecontrolsignalS. When S=0, Z=A and when


    S=1,Z=B.

    CitethisSimulator:
    
    
    &RS\ULJKW#8QGHUWKH10(,&7LQLWLDWLYHRI0+5' /LFHQVLQJ7HUPV
    3RZHUHGE\$PULWD9LUWXDO/DE&ROODERUDWLYH3ODWIRUP>9HU@

    KWWSLLWJYODEFRLQ"VXE  EUFK  VLP  FQW 

    

    S-ar putea să vă placă și