INSTRUCTION CYCLE

Fetch Cycle

INSTRUCTION CYCLE

An instruction cycle (sometimes called fetch-and-execute cycle, fetch-decodeexecute cycle, or FDX) is the basic operation cycle of a computer.

It is the process by which a computer retrieves a program instruction from its memory, determines what actions the instruction requires, and carries out those actions.

This cycle is repeated continuously by the CPU, from boot up to when the computer is shut down.

CIRCUITS USED BY THE CPU

 Program

Counter (PC) - an incrementing counter that keeps track of the memory address of which instruction is to be executed next... Memory Address Register (MAR) - holds the address of a memory block to be read from or written to

Data Register (MDR) - a two-way register that holds data fetched from memory (and ready for the CPU to process) or data waiting to be stored in memory Instruction register (IR) - a temporary holding ground for the instruction that has just been fetched from memory
Memory

 Control

Unit (CU) - decodes the program instruction in the IR, selecting machine resources such as a data source register and a particular arithmetic operation, and coordinates activation of those resources Arithmetic logic unit (ALU) performs mathematical and logical operations

FETCH PHASE
The

period during which a machine language instruction is read from memory into the control section of the central processing unit.

 The

address of the next instruction to be executed (held in the PC) is copied to the MAR.

 The

instruction held at that address is placed in the MBR.

 Simultaneously,

the contents of the PC are incremented by 1 to get ready for the next instruction.

 The

contents of the MBR is copied to the IR. (This frees up the MBR for the execute phase).

END