Documente Academic
Documente Profesional
Documente Cultură
Advanced Single Scan Troubleshooting 42" Class HD 720p Plasma TV (41.6" diagonally)
Published June 17th, 2011 P bli h d J Updated September 06th, 2011 See last page for update information
TOPICS TO BE DISCUSSED
Preliminary: Contact Information, Preliminary Matters, Specifications, , y , p , Plasma Overview, General Troubleshooting Steps, Disassembly Instructions, Voltage and Signal Distribution Troubleshooting: Circuit Board Operation, Troubleshooting and Alignment of : Switch Mode Power Supply Only RL_ON and M_On commands to SMPS Y-SUS Board Delivers Y-Scan, Logic Signals and FG5V to Y-Drive board.
There is no VSC adjustment on this Y-SUS board. The Y-SUS receives VS, M5V from the Z-SUS.
Y-Drive Board Z SUS Board Also uses one Z SUB board for bottom panel connector Z-SUS Z-SUB connector. Control Board Main Board
sheet. Interconnect Diagram: 11X17 Foldout Section used as a quick reference sheet Routes VA to the Z-SUB then to the bottom right X-Board. Routes VS, M5V to the Y-SUS.
June 201 1
42PW350
Plasma
The next section will get the Technician familiar with the Disassembly, Identification and Layout of the Plasma Display Panel. y y At the end of this Section the Technician should be able to Identify the Circuit Boards and have the ability and knowledge necessary to safely remove and replace any Circuit Board or Assembly.
June 201 1
42PW350
Plasma
LG Contact Information
Customer Service (and Part Sales) (800) 243-0000 Technical Support (and Part Sales) (800) 847-7597 USA Website (GSFS) Customer Service Website Knowledgebase Website LG Web Training LG CS Learning Academy http://gsfs-america.lge.com p g http://www.us.lgservice.com http://lgtechassist.com https://lge.webex.com http://ln.lge.com/ilearn
User Name/Password required
New: 2010/11 Wireless Ready Models Software Downloads Presentations with Audio/Video and Screen Notations
http://136.166.4.200
Use http://LGLearn.com No User Name/Password
Training M T i i Manuals, S h l Schematics with N i ti ti ith Navigational B k l Bookmarks, St t U S k Start-Up Sequence, O Owners G id Guides, Interconnect Diagrams, Dimensions, Connector IDs, Product Pictures and Features. Also available on the Plasma Page: PDP Panel Alignment Handbook, Plasma Control Board ROM Update (Jig required) Pl C t lB d U d t (Ji i d)
Published June 2011 by LG Technical Support and Training LG Electronics Alabama Inc Alabama, Inc. 201 James Record Road, Huntsville, AL, 35813.
June 201 1
42PW350
Plasma
CAUTION
To avoid personal injury, disconnect the power before servicing this product. If electrical power is required for diagnosis or test purposes, disconnect the power immediately after performing the necessary checks Also be aware that many household products present a weight hazard checks. hazard. At least two people should be involved in the installation or servicing of such devices. Failure to consider the weight of an product could result in physical injury.
June 201 1
42PW350
Plasma
Preliminary Matters (The Fine Print) Page 2 of 2 ESD (Electrostatic Static Discharge)
Todays sophisticated electronics are electrostatic discharge (ESD) sensitive. ESD can weaken or damage the electronics in a manner that renders them inoperative or reduces the time until their next failure. Connect an ESD wrist strap to a ground connection point or unpainted metal in the product. Alternatively, you can touch your finger repeatedly to a ground connection point or unpainted metal in the product. Before removing a replacement part from its package, touch the anti static bag to a ground connection point or anti-static unpainted metal in the product. Handle the electronic control assembly by its edges only. When repackaging a failed electronic control assembly in an anti-static bag, observe these same precautions.
Regulatory Information l f
This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to g provide reasonable p protection against harmful g Part 15 of the FCC Rules. These limits are designed to p interference when the equipment is operated in a residential installation. This equipment generates, uses, and can radiate radio frequency energy, and, if not installed and used in accordance with the instruction manual, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception which can be determined by turning the equipment off and on the user is reception, on, encouraged to try to correct the interference by one or more of the following measures: Reorient or relocate the receiving antenna; Increase the separation between the equipment and the receiver; Connect the equipment to an outlet on a different circuit than that to which the receiver is connected; or consult the dealer or an experienced radio/TV technician for help.
June 201 1
42PW350
Plasma
10. New Plasma models have much thinner cabinet assemblies and mounts. Be extremely careful when moving the set around as damage can occur.
June 201 1
42PW350
Plasma
June 201 1
42PW350
Plasma
This section of the manual will discuss the specifications of the 42PW350 Advanced Single Scan Plasma Display Television.
June 201 1
42PW350
Plasma
42PW350 Specifications
10
June 201 1
42PW350
Plasma
1 1
June 201 1
42PW350
Plasma
3.000,000 : 1 Contrast Ratio Stunning detail. No more worrying about dark scenes or dull colors. The Mega Contrast ratio of 3,000,000:1 delivers more stunning colors and deeper blacks than you can imagine.
TruSlim Design: At less than 1" thick the new TruSlim Frame trims away distraction without l th thi k th T Sli F ti di t ti ith t compromising screen size.
USB 2.0: View videos and photos and listen to music on your TV through USB 2.0.
12
June 201 1
42PW350
Plasma
Clear Voice Clearer dialogue sound Automatically enhances and amplifies the sound of the human voice frequency range to provide high-quality dialogue when background noise swells swells. Save Energy, Save Money It reduces the plasma displays power consumption. The default factory setting complies with the Energy Star requirements and is adjusted to the comfortable level to be viewed at home. (Turns on Intelligent Sensor).
Save Energy, Save Money S E S M Home electronic products use energy when they're off to power features like clock displays and remote controls. Those that have earned the ENERGY STAR use as much as 60% less energy to perform these functions, while providing the same performance at t e sa e price the same p ce as less-efficient models. Less e e gy means you pay less o you e e gy ess e c e t ode s ess energy ea s ess on your energy bill. Draws less than 1 Watt in stand by.
13
June 201 1
42PW350
Plasma
Original Image
Sub Field firing occurs using wall charge and polarity differences between Y-SUS and Z-SUS signals.
14
June 201 1
42PW350
Plasma
BOTTOM PORTION
15
June 201 1
42PW350
Plasma
AC In
Composite Video/Audio
16
June 201 1
42PW350
Plasma
2) Copy new software (xxx.bin) into the root of the Jump Drive. Make sure you have the correct software file file. 3) With TV turned on, insert USB flash drive. 4) You can see the message TV Software Upgrade (See figure on right) 5) Cursor left and highlight "START" Button and push Enter button using the remote control. 6) You can see the download progress Bar. 7) Do not unplug until unit has automatically restarted. 8) When download is completed you will see completed, COMPLETE. 9) Your TV will be restarted automatically.
* CAUTION: Do not remove AC power or the USB Flash Drive. Do not turn off Power, during the upgrade process. Software Files (when available), can be downloaded from GCSC or GSFS.com
17
June 201 1
42PW350
Plasma
To access the Service Menu. 1) You must have either Service Remote. ) p/n 105-201M or p/n MKJ39170828 2) Press In-Start 3) A Password screen appears. 4) Enter the Password. )
Note: A Password is required to enter the Se ce e u Service Menu. Enter; 0000 te ; Note: If 0000 does not work use 0413.
105-201M
MKJ39170828
18
June 201 1
42PW350
Plasma
42PW350 Dimensions
There must be at least 4 inches of Clearance on all sides 39" 990.6mm 19-1/2" Center Center 495.3mm 4-11/16" 119mm 11-9/16" 293.5mm Center 12-1/8" 307.34mm 15-3/4" 400mm Model No. Serial No. Label Remove 4 screws to remove stand for wall mount 3-7/8" 98mm 2-1/8" 53.34mm 19-1/8" 485mm Max Watts 160W Power Consumption: Typical: 125W 0.2 Watts (Stand-By) Weight: 47.4 lbs with Stand 41.1 lbs without Stand 3-11/16" 93m 9.1/8" 231.1mm 15-3/4" 400mm 2" 50.8mm
26.5/16" 668.02mm
24-3/16" 614.68mm
Center
19
June 2011
42PW350
Plasma
20
June 201 1
42PW350
Plasma
Adjust Check
1. Adjust Check Model Name: 42PW350-UA 2. ADC Data Serial Number: 010PTZK1F285 : 03.26.02.11 3. Power Off Status S/W Version: : 3.24.0 4. System 1 MICOM Version : 4.24.00 5. System 2 SPI Boot Version : 0.01.17 6. Model Number D/L BOOT Version : 0.05 (0x00) Video Processor Option 7. Test Touch Version Chip Type : 0.01 8. External ADC EDID Version (RGB) : 0.01 9. Pattern Selection EDID Version (HDMI) : SATURN 7 10. Panel Control Chip Type : 0.77 11. Spread Spectrum 3D ASIC Version : RELEASE 12. Sync Level Debug Status : 42T3_4PV3A0 13. Stable Count Module Rom Ver: : VB091 14. ODC Test RF Emitter Versioni 15. Control Board Power Error History UTT : 12 Software Version APP History Ver.:53810 PQL DB:LGE_PG_LGT10_xxN42
Unit Total Time
1. Country Group (Press OK to Save) Country Group Code 02 Country Group US Country US 2. Tool Option Tool Option 1 32777 Tool Option 2 65 Tool Option 3 7519 Tool Option 4 7560 Tool Option 5 14925 3. Adjust White Balance: OK 4. Adjust ADC: OK 480i Component OK 1080p Component OK RGB OK 5. EDID(AC3): OK RGB OK (0x5E) Priority Audio HDMI1 OK (0x12,0xD2) Mode HDMI2 OK (0x12,0xC2 HDMI3 OK (0x12,0xB2
21
June 2011
42PW350 Plasma
LOCAL_KEY (Key Board Power) REMOTE_KEY1 (Remote Power) ACDET (Loss of AC Power) SW_DL (Software Download Restart)
22
June 2011
42PW350 Plasma
CODE POWER_OFF_BY_CPUCMD POWER_OFF_BY_ABN POWER_OFF_BY_KEYTIMEOUT POWER_OFF_BY_ACDET POWER_OFF_BY_RESET POWER_OFF_BY_5VMNT POWER_OFF_BY_NO_POLLING POWER_OFF_BY_REMOTE_KEY POWER_OFF_BY_OFF_TIMER POWER_OFF_BY_SLEEP_TIMER (Not Used) POWER_OFF_BY_FAN_CONTROL POWER_OFF_BY_INSTOP_KEY POWER_OFF_BY_AUTO_OFF POWER_OFF_BY_ON_TIMER POWER_OFF_BY_RS232C POWER_OFF_BY_SWDOWN POWER_OFF_BY_LOCAL_KEY POWER_OFF_BY_CPU_ABNORMAL POWER_OFF_BY_INV_ERROR POWER_OFF_BY_SW_DL POWER_OFF_BY_UNKNOWN
EXPLANATION Power off by CPU Command Power off by abnormal status Power off when TV is not turned off during a certain time Power off by not detecting AC (abnormal case) Power off by Micom Reset Power off by not detecting 5V monitoring Power off when receiving no acknowledge Power off by remote key Power off by Off timer Power off by sleep timer Power off by fan control (Not Used) Power off by InStop Key Power off by auto off function Power off by On timer Power off by RS232C command Power off by software download Power off by local key Power off by CPU Abnormal status Power off by LCD module inverter error (LCD Only) Power off by Soft Ware update Power off by the other causes
23
June 2011
42PW350 Plasma
24
June 2011
42PW350 Plasma
SYSTEM 1 1. Adjust Check 2. ADC Data 3. Power Off Status 4. System 1 5. System 2 6. Model Number D/L 7. Test Option 8. External ADC 9. Pattern Selection 10. Panel Control 11. Spread Spectrum 12. Sync Level Select 13. Stable Count Item 12 14. ODC Test 15. Power Error History 0. Baudrate 1. 2 Hours Off (On Timer) 2. 2 Hours Off (Screen Mute) 3. 15Min Force Off 4. Audio EQ 5. Dynamic EQ 6. A2 Threshold 7. HDMI Sound(Port1) 8. Lip Sync Adjust(DTV) 9. Dimming 10. Tuner Option 11. Atten RF Signal 12. UTT Reset 13. Channel Mute 14. Debug Status Changes To Doing 15. NVRAM Type 16. HDEV 17. Blue back 18. China Cable SO 19. Booster On (VHF) 20. Booster Off (VHF) 21. Booster On (UHF) 22. Booster Off (UHF)
Scroll to (UTT Reset) Press (Select) Reset changes to Doing then back to Reset
115200 On Off On On On 11 HDMI Port1 0 On Enhanced Ghost Off Reset On RELEASE EEPROM Off On On 0 0 0 0
After Reset (Doing) has completed, Reset returns. After Exit the UTT Timer is 0
Note: After UTT is reset, the UTT time on the left will not reset to 0 until the Service Menu is exited.
25
June 2011
42PW350 Plasma
Panel Control 1. Adjust Check 2. ADC Data 3. Power Off Status 4. System 1 5. System 2 6. Model Number D/L 7. Test Option 8. External ADC 9. Pattern Selection 10. Panel Control 11. Spread Spectrum 12. Sync Level 13. Stable Count 14. ODC Test 15. Power Error History
UTT Reset
Cursor Right to activate. Yes or No will appear. UTT will not change until In Start key is pressed.
1. AV/PC 2. ISM 3. Gamma 4. Power Save 5. APS Contrast 6. OrbitPixel 7. OrbitStep 8. OrbitTime 9. MRE(FMC) 10. DPS2 11. GRP 12. Module OSD 13. Module XDP 14. Formatter XDP 15. Reset Use Time Module Name: Rom Ver. Temperature:
Panel Model Number
At the bottom right you can see the Panel Model Number, Control board Software Version and the Panel Temperature.
26
June 2011
42PW350 Plasma
Bring up the Service Menu using the Service Remote by pressing In-Start enter password 0413 or 0000. Scroll down to item 6. Model Number D/L to highlight. Press ENTER or Cursor Right.
1. Adjust Check 2. ADC Data 3. Power Off Status 4. System 1 5. System 2 6. Model Number D/L 7. Test Option 8. External ADC 9. Pattern Selection 10. Panel Control 11. Spread Spectrum 12. Sync Level 13. Stable Count 14. ODC Test 15. Power Error History
To Change the Model Number: 1) Use the cursor right or left to select the area to change. 2) Use the cursor up or down to change. 3) When Model Number is correct, Press ENTER to Save 4) Cursor right until there is no text cursor blinking. 5) Cursor down to highlight Serial Number 6) Cursor Right to place blinking cursor under the first location and change (as in Item 2 above). 5) Press ENTER to Save Note: To return to the Model Number, Cursor right until there is no text cursor blinking and press the Up Cursor on the Remote. Cursor Right to place blinking cursor under the first location
27
June 2011
42PW350 Plasma
POWER ERROR HISTORY 1. Last History: 2. Last History: 3. Last History: 4. Error Count 1) PFC_DET Error 2) 5V OVP 3) 5V UVP 4) 17V OVP 5) 17V UVP 6) M5V OVP 7) M5V UVP 8) Vs OCP 9) Vs OVP 10) Vs UVP 11) Va OVP 12) Va UVP 5. Reset All
PFC_DET: Power Factor Control Detect OVP: Over Voltage Protect OCP: Over Current Protect UVP: Under Voltage Protect
ff ff ff ff ff ff ff 1 ff ff ff 1
28
June 2011
42PW350 Plasma
Note: PCM is changed from NG to OK/(PCM) then AC3 will now be NG. Note: AC3 is changed from NG to OK/(AC3) then PCM will now be NG.
29
June 201 1
42PW350
Plasma
30
June 201 1
42PW350
Plasma
Host Diagnostics
Host Information
Channel Selected
Model Name : 42PW350-UA (Plasma Display) Memory FLASH : 131072 KB DRAM : 262144 KB NVM : 128 KB Host Release Version Firmware Version(MP) : 3.26.02.11(53810) Micom Version : V3.24.0 Compile Date & Time : 20110131 & 08:45:52 Compile User : sunbon.koo FAT Status (Main) Center Frequency : 663.00 MHz PCR lock : Locked Program Clock Reference (Locked or No) Modulation mode : QAM 256 Carrier lock status : Locked SNR : 37 dB Signal level : 100%
Channel Signal Level (Above 80% good)
F = 9/5 (C+32)
Channel Info : Digital 19-1 Current Temperature MODULE Temperature: 34.5 Celsius DVI/HDMI Status Software Version Cant display this information now
Panel Temperature
Channel Frequency
Channel Type (8VSB, QAM 64, 256) Channel (Locked or No) 8VSB (Above 20 is good) QAM 64 (Above 24 is good) QAM 256 (Above 30 is good)
Half Page
CH
Move Page
Exit Exit
31
June 2011
42PW350 Plasma
32
June 201 1
42PW350
Plasma
If the two images were added together without the g g brain doing the calculations to combine them, they would appear out of focus. Note: The Left and Right eye are actually seeing the same image but from a different angle, but for this explanation one is shown inverted from the other for clarity purposes simply to show there is a difference between the two images seen by each eye.
33
June 201 1
42PW350
Plasma
The two videos are separated by the Frame rate converter in the Television and put on the screen. The first horizontal line is the Left Camera view and the 2nd line is the Right camera view. 3rd line is Left, 4th is Right and so on.
Note: The Left and Right Cameras are actually seeing the same image but from a different angle, but for this explanation one is shown inverted from the other for clarity purposes simply to show there is a difference between the two images seen by each camera.
34
June 201 1
42PW350
Plasma
3D Formatter
3D Formatter - All Formats of input are available and converted by 3D technology - Full HD input available u put a a ab e - 3D Enhancement Input Capabilities HDMI 1.3 / HDMI 1.4 Regular 2D 3D Formats (Frame P k d) F t (F Packed) 1) Side by Side 2D 3D Formatter or R L 2) Top and Bottom 2D Output Capabilities No glasses required
3D to 2D
2) Frame by Frame
Plasma (Active)
Synchronization required between glasses and TV R
3) Checkerboard
R L
35
June 201 1
42PW350
Plasma
LG 3D TV 3D broadcasting
3D for All types of broadcasting signals
1. 2. 3. 4. 5. Input of broadcasting signal Press 3D button for mode change Select type of input source, Press ENTER. In case 3D looks *abnormal, press 3D Settings in the Quick MENU. Abnormality *Abnormality may be caused by reversed L/R order of the input signal. If TV already in Left/Right change to Right/Left or vice versa.
HD Broadcasting
Input
SD Broadcasting
Input
Online Video
Input
(1)
HDMI Component C t RF
USB Port
(2) (3)
Top & Bottom 2D to 3D Side by Side Checker Board Single frame Sequential
Note: Picture behind the menu is showing a side by side format. Note: HDMI 1.4 will automatically select 3D type for you.
36
June 201 1
42PW350
Plasma
Between Frames
The image is broadcast using two different viewing angles every other frame.
Right Eye viewing right camera shot The 3D Glasses are then synchronized with the two different images to give the 3D effect. They are blanked between scene changes.
37
June 201 1
42PW350
Plasma
7m
600 600
RF Transmitter Location
AG-S250
38
June 201 1
42PW350
Plasma
RF Receiver
3D Sync signal
RF Sync signal
39
June 201 1
42PW350
Plasma
3D Settings Menu
3D settings may help with 3D view pleasure.
1. 1 In case 3D looks *abnormal press 3D Settings abnormal, 3D Settings in the Quick MENU.
3D Picture Size: Cuts off the outer edges of the picture and stretch it to fit the full screen in 3D mode. 3D Depth: Adjusts the distance between the object and the background in the picture to enhance the 3D effect in 2D to 3D mode. 3D View Point: Brings the picture (including both the object and background images) to the front or back to enhance the 3D effect in 3D mode. 3D Picture Balance: Adjusts the color and brightness difference between the right and left sides of the picture in 3D mode. 3D Picture Correction: Changes the order of images in the right and left sides of the picture in 3D mode.
(1)
40
June 201 1
42PW350
Plasma
Additional HDMI 1.4V Information. 1) 3D Auto Detection (LG Does Support 2) Ethernet Capabilities (LG Does Not Support) 3) Return Audio (LG Supported using SIMPLINK) 2011 Models only.
41
June 201 1
42PW350
Plasma
No 3D
Red Power LED should stay on solid for about 3 sec. then go off. When power button is pressed for Power Off, the LED will blink 3 times. Note 1: The Red LED will blink constantly for 1 minute if battery is discharged. Note 2: Glasses can operate using the USB connector plugged in if batteries are not charged. Dont forget to try swapping the L/R selection by pressing the Quick Menu button on the remote control.
Glass turn off in 1 Min. with no 3D sync. Glasses turn off in 10 Min with no movement.
A simple test is to hold the glasses about 1 ft. in front of you towards a white sheet of paper. The TV must be playing a 3D movie and be in the 3D mode. If the glasses sync up the paper will appear as looking through normal sun glasses, if not synced, the paper will appear amber in color.
No glasses sync Check +3.3V for the Motion Remote board. P1404 Connector 1 pin : 3.3V OK
Note: Motion Remote/3D Tx board connector has no ID
NG
NG
Check 3D/Motion Remote RF Transmitter Board Connector pin 1 : (3.3V) OK Check for 60Hz sync signal on pin 12 of P1404 OK
NG
Cable Open
Check 3D Sync. It is output from IC1400 directly to the Front side of Board R1572 P1404 Pin 12 . NG Also Check ZD1408
Note: R1572 and ZD1408 are directly to the right of P1404.
NG
42
June 2011
42PW350
Plasma
Check for 60Hz sync to the 3D sync / Motion Remote board. Connector pin 12 OK
Should be
RF Freq
Check P1404 Connector pins 9, 10, 11 (See Chart) Pin 9 or 10 should be high OK Check 3D / Motion Remote Connector pins 9, 10, 11 OK Replace 3D / Motion Remote p/n: EBR72499601
NG
Note: If all are low, make sure you are in 3D Mode on the Television
NG
Cable Open
43
June 2011
42PW350
Plasma
Check 3D_SYNC Line Main P1402 pin 2 3D_SYNC straight from (IC3202) chip.
Control Board
3D_SYNC straight from the MCM (IC702) chip.
IC701
3 2 1 2
To R1572
E C
X1400 24Mhz
Q1400
P2
4.94V
IC1400
3D-Sync Pin 50
3.48V p/p 60 Hz
P501
IC1404
3.3V
1.8V
IC101
VS_DA
L1 IC703
1.05V 1.05V
3D Formatter
IC1407
L1402
P105
IC22 Serial Flash
3 1 2
D1
1.8V On
P106
P106 LVDS
P1401 LVDS
P1401
Q1402
C C E B E B
IC1406
3 2 2 1
1 2 3
IC702 MCM
3.31V
IC53
1 2 2 3
Q1401
IC11 X1 25 MHz
P902
C B E
Auto Gen
P1404
MAIN BOARD p/n: EBT61267425 AUSLLJR
D200
A2 A1
Q901
L503
2
IC506
3 2 1
IC507 D501
P107
P108
P22 n/c
n/c Upgrades
pin
12
IC501 L502
IC1201
+3.3V Regulator
IC600
3 2 1
L506
Pin 12
TUNER TU1300
L702
18. IF p 17. IF n 16. IF AGC 15. Reset 14. 3.3V 13. 1.26V 12. GND 11. CVBS 10. NC 9. SIF 8. NC 7. SDA 6. SCL 5. NC 4. NC 3. 5V 2. NC 1. NC
P700
R-R+L-L+
44
June 2011
42PW350
Plasma
DISASSEMBLY SECTION
This section of the manual will discuss Disassembly, Layout and Circuit Board Identification, of the 42PW350 Advanced Single Scan Plasma Display Panel. Upon completion of this section the Technician will have a better understanding of the disassembly procedures, the layout of the printed circuit boards and be able to identify each board.
45
June 201 1
42PW350
Plasma
To remove the back cover, remove the 29 screws Indicated by the arrows. (The Stand does not need to be removed). PAY CLOSE ATTENTION TO THE TYPE, SIZE AND LENGTH TYPE Of the screws when replacing the back cover. Improper type can damage the front.
46
June 201 1
42PW350
Plasma
FPC
Y-SUS
Z-SUS
Z-SUB Control
Main Board
FPC
Right X
Invisible Speaker
Invisible Speaker
47
June 201 1
42PW350
Plasma
Y-DRIVE Board
p/n: EBR68288401
p/n: EBR68342501
P202
P2 P7
P206
Z-SUS Board
P4
P201 P101
p/n: EBR68342001
P303
P101
P213
Y-SUS Board
P204
p/n: EEBR68341901
SC101 L N
P813
p/n: EBR72942901 AUSLLJR p/n: EBT61267425 AUSLLHR BOARDS p/n: EBR71638619 Interchangeable MAIN
P6
P3
P103
P203
P163 n/c
P2
P22 n/c
P106
LVDS
CONTROL Board
P107 AC In
P202
P108
p/n: EBR71200701
Board
P700 P206
p/n: EBR68019901
P204 P205
P211 P232
P206
P331 P311
P301
p/n: EBR68020001
P302 P303 P304 P305 P306
P312
P100 FRONT IR
p/n: EBR72650101
p/n: EAB62028901
p/n: EAB62028901
48
June 2011
42PW350
Plasma
Switch M d P S it h Mode Power Supply Board Removal S l B dR l Disconnect the following connectors: P811, P813 and SC101. Remove the 6 screws holding the SMPS in place. Remove the board. When replacing, be sure to readjust the Va/Vs voltages in accordance with the Panel Label. Also, re confirm VSC, Vy Label Also re-confirm VSC -Vy and Z Bias as well. Z-Bias well Y-SUS Board Removal Disconnect the following connectors: P206, and Ribbon Cable P101. To remove P101, lift up on the locking mechanism and pull the ribbon cable out. Remove the 8 screws holding the Y-SUS in place. Remove the Y-SUS board by lifting slightly upward (to clear standoff collars) and then to the right while gently prying apart P211~213. When replacing, be sure to readjust the Va/Vs voltages in accordance with the Panel Label. Confirm -Vy and Z-bias as well. Vy Z bias Y-Drive Board Removal Disconnect P101~P106 Connectors to the Panel g p Remove the 3 screws holding the Y-Drive board in place. Lift up slightly (to clear standoff collars), then slide to the left while gently prying apart P101, P102 and P106. Remove the Y-Drive Board.
Board Standoff
Collar
Note: Y-SUS, Z-SUS and Y-Drive boards are mounted on board stand-offs that have a small collar. The b d Th board must be lifted slightly t clear th t b lift d li htl to l these collars. Behind each b d are Ch ll B hi d h board Chocolate (d l t (dense rubber bb like material) that act as shock absorbers. They may make the board stick when removing.
49
June 201 1
42PW350
Plasma
50
June 201 1
42PW350
Plasma
Disconnect all TCP ribbon cables from the defective X-Drive board and all other Ribbon cables going to that particular board. Remove the 5 screws holding the defective X-Drive board in place. Remove the board. Reassemble in reverse order. Recheck Va / Vs / VScan / -VY / Z-Drive.
51
June 201 1
42PW350
Plasma
E Left
E Right Ri ht D
Warning: Never run the TV with the TCP Heat Sink removed
F Heat Sink D
Warning Shorting Hazard: Conductive Tape. Do not allow to touch energized circuits.
52
June 201 1
42PW350
Plasma
Connectors from Left and Right X Boards P211 to P311 Left X to Right X P211, P211 P311 Are the same Carefully lift the TCP ribbon up and off. It may stick, be careful not to crack TCP stick TCP. (See next page for precautions)
Remove tape (if present) and Gently pry the locking l ki mechanism upward and remove th ribbon h i d d the ibb cable from the connector.
Gently lift the locking mechanism upward on all TCP connectors Left X: P201~206 Right X: P301~306
TCP
Example
Cushion (Chocolate)
53
June 201 1
42PW350
Plasma
Lift up the lock as shown using your fingernail. p gy g (The Lock can be easily broken. It needs to be handled carefully.)
Separate the TCP from the connector as shown. TCP Film can be easily damaged. Handle with care. Tab The TCP has two small tabs on each side which lock the ribbon cable fully into the connector They have connector. to be lifted up slightly to pull the connector out. Note: TCP is usually stuck down to the Chocolate heat transfer material, be Very Careful when lifting up on the TCP ribbon cable. Tab
54
June 201 1
42PW350
Plasma
The Left X Board drives the Right 1/2 of the side of the screen vertical electrodes. Viewing from the Front of the TV.
The Right X Board drives the Left 1/2 of the side of the screen vertical electrodes. Viewing from the Front of the TV.
55
June 201 1
42PW350
Plasma
At the end of this Section the technician should understand the operation of each circuit board and how to adjust the controls. The technician should be able with confidence to troubleshoot a circuit board failure, replace the defective circuit and perform all necessary adjustments adjustments. 56 June 201 1 42PW350 Plasma
FPCs P201
Y Drive
SMPS OUTPUT VOLTAGES IN STBY STB +5V SMPS OUTPUT VOLTAGES IN RUN STB5V, +5V, 17V to Main Board VS, VA and M5V to Z-SUS.
M5V: Monitor 5V VA: Voltage for Address VS: Voltage for Sustain
P202
P206
VS M5V
VS M5V
P7 P2
Y-SUS Board
P203 P101 FG FPCs P204 FG P213 Voltages Developed on the Y-SUS When M5V arrives
SMPS Board
SK101 AC Input Filter
P811
Note: Va not used by Z-SUS only fused and routed to Z-SUB then to X-Board R
Z-SUS Board
P6
VA
P3
P103
P205
VSC -VY
CONTROL Board
P2 P105
18V / M5V
P302
P501
P22 P108
18V / M5V
Note: 18V not used by Control P107
P206
P106 Data
Z-SUB Board
Speakers P202 FPCs
MAIN Board
P902 P1404 P700
P100
FT. IR / Keys
P312 P305 3.3V VA TCP P306 3.3V VA TCP
X-Board-Left
P201 TCP P202 3.3V VA TCP P203 3.3V VA TCP P204 3.3V VA TCP P205 3.3V VA TCP
P211 P232 P331 P311 P206 P301 3.3V 3.3V 3.3V VA TCP VA TCP VA
X-Board-Right
P303 3.3V VA TCP 3.3V VA P304 TCP
P302 TCP
3.3V VA
3D Transmitter
57
June 2011
42PW350
Plasma
(1) Panel Model Name (2) Bar Code (3) Manufacture No. (4) Adjusting Voltage DC, Va, Vs (5) Adjusting Voltage (Set Up / -Vy / Vsc / Ve / Vzb) (6) Trade name of LG Electronics (7) Manufactured date (Year & Month) (8) Warning
(9) TUV Approval Mark (Not Used) (10) UL Approval Mark (11) UL Approval No. (12) Panel Model Name (13) Max. Watt (Full White) (14) Max. Volts (15) Max Amps Max.
58
June 201 1
42PW350
Plasma
Adjustment Notice
All adjustments (DC or Waveform) are adjusted in WHITE WASH. Customers Menu, Select Options, select ISM select WHITE WASH.
It is critical that the DC Voltage adjustments be checked when; C 1) SMPS, Y-SUS or Z-SUS board is replaced. 2) Panel is replaced, Check Va/Vs since the SMPS does not come with new panel. 3) A Picture issue is encountered 4) As a general rule of thumb when ever the back is removed ADJUSTMENT ORDER IMPORTANT DC VOLTAGE ADJUSTMENTS C O G S S 1) POWER SUPPLY: VS, VA (Always do first) 2) Y-SUS: Adjust Vy, VSC 3) Z-SUS: Adjust Z-Bias (VZB) WAVEFORM ADJUSTMENTS 1) Y-SUS: Set-Up, Set-Down
The Waveform adjustment is only necessary 1) When the Y-SUS board is replaced 2) When a Mal-Discharge problem is encountered 3) When an abnormal picture issues is encountered
Remember, the Voltage Label MUST be followed, it is specific to the panels needs.
Power Supply
Set-Up -Vy
Vsc Ve
ZBias
All label references are from a specific panel panel. They are not the same for every panel encountered.
59
June 201 1
42PW350
Plasma
60
June 201 1
42PW350
Plasma
Z-SUS Board
VA M5V
STBY 5V
Main Board
17V 5V
Also AC_Det (if missing, Mutes the Audio and Error_Det (not used)
Adjustments j
There are 2 adjustments located on the Power Supply Board VA and VS. The M5V is pre-adjusted and fixed. All adjustments are made referenced to Chassis i dj t d d fi d dj t t d f d t Ch i Ground. Use Full White Raster 100 IRE VS VA VR901 VR502
61
June 201 1
42PW350
Plasma
F301 4A/250V
STBY 160V RUN 390V D602 Q802
D901
VS Supply
Model : PDP 42T3### Voltage Setting: 5V/ Va:55/ Vs:200 N.A. / -200 / N.A. / N.A. / 125
P811
VS TP VA TP
Pin 1~2 n/c Label *VS n/c Gnd *VA M5V
VA
VS
D902
F302 2.5A/250V
Q601
Q801
VR901 VS Adj
D504
VA Supply
L602
Q501
VR502 VA Adj
3~4 5 6
Q602
T901 L601
5V Supply
Q355 D352
17V Supply
Q356
P702
F101 10A/250V
P813
3-4 1-2
SC101
XP5 42T3 INPUT: 100~240V ~ 50/60Hz 3.2A 17V: 17V = 1.0A 5.1V: 5.1V = 3.0A STBY5V: 5V = 1.0A VS: 199-203V = 1.3A VA: 55V = 1.5A M5V: 5.1V = 2.5A PDP Module Max: 210W
LG Electronics
62
June 2011
42PW350
Plasma
VS Source
VS VR901
P811
VA Source
VA VR501
Controller
STBY-5V +5V, +5V M5V and Controller On Back of the board To MAIN P813
N/C
P702
63
June 201 1
42PW350
Plasma
64
June 201 1
42PW350
Plasma
(SMPS)
3rd
9
AC In
5V Generation
STBY 5V Reg
STBY 3.46V RUN 5.16V RL On
Vs Reg
VS
1
AC Det
Relay RL On
1st
M5V Reg
M5V VA
nd
Va Reg
8
VS
VS
AC Det.
M5V 7
5V 17V
M5V
6
RL On Not Used
M_On
Y-SUS
5VFG Reg 18V Reg
VS VA M5V VS M5V
Z-SUB
VA 8 VA
Y DRIVE
Z-SUS
18V M5V
VA
5
17V IC507 Audio 5V_TU IC700
7
At point 3 TV is in Stand-By state. It is Energy Star Compliant. Less than 1 Watt
M5V
18V
CONTROL
3.3V Reg 7 8 7 3.3V 8
3.3V
Va
MAIN Board
Power On
X Board Va Left
STBY 5V
X Board Right
2 4 65
IC101
June 2011
42PW350
Plasma
Vs V TP Pin 1 or 2 Va TP Pin 6 or 7
Vs Adjust: Place voltmeter on VS TP. Adjust VR901 until the reading matches your Panels label. Va Adjust: Place voltmeter on VA TP. Adjust VR502 until the reading matches your Panels label.
66
June 201 1
42PW350
Plasma
F301 4A/250V
STBY 160V RUN 390V
2
VS Supply
or
Pins
100W
P811
VS TP VA TP
VS
CURRENT LABEL
XP5 42T3 INPUT: 100~240V ~ 50/60Hz 3.2A 17V: 17V = 1.0A 5.1V: 5.1V = 3.0A STBY5V: 5V = 1.0A VS: 199-203V = 1.3A VA: 55V = 1.5A M5V: 5.1V = 2.5A PDP Module Max: 210W
F302 2.5A/250V
L602
STBY 160V RUN 390V
VR901 VS Adj
VA Supply
VR502 VA Adj
100W
Gnd
P811
T901
5V Supply
P811
L601
Check Pins 1 or 2 for Vs voltage Check Pins 5 for Va voltage Check Pins 6 for M5V voltage P813
LG Electronics
17V Supply
P702
F101 10A/250V
P813
Check Pins 1 or 2 For 17V (17V) Check Pin 5,6 and 7 for (+5.22V) Check Pin 8 for Error Det (4.95V) Check Pins 13 or 14 for 5V SBY (5.22V) Check Pin 16 for AC Det (4.96V)
SC101
Note: To turn on the Power Supply; 1) With Main Board connected, press power. 2) Without Main Board connected SMPS will turn on automatically. Any time AC is applied to the SMPS, STBY 5V will be 3.46V and will be 5.14V when the set turns on. AC DET WILL NOT be present until set comes on, if missing it will mute the audio. Error line WILL NOT be present until set comes on, but its not used.
67
June 2011
42PW350
Plasma
(A) Ground the Auto Gnd Line (Pin 18) will allow the supply to be powered up one section at a time. (B) Add a 100 watt resistor from 5V Standby to RL_ON and the 17V and 5V Run Lines on P813 will become active Also AC-Det and active. Error_Det will go high. (C) Add a 100 watt resistor from any 5V line to M_ON (Monitor On) to make the M5V, VS and VA lines operational. P811 (VS pins 1 and 2) (VA pins 5) and the (M5V pins 6) 6).
68
June 201 1
42PW350
Plasma
Label Auto_Gnd
b
Run Gnd 3.29V 4.15V 4 15V 2.22V 5.16V Gnd 4.89V 5.16V Gnd 17V
No Load 4.87V 0V 4.95V 4 95V 0V 5.2V Gnd 4.94V 5.2V Gnd 17V
P813
M_ON AC Det
ad a
RL_ON
5.1V
Gnd
a
17V
a Note: The 17V, 5V, AC_Det and Error Det turn on when the RL_On command arrives. b Note: The M5V, Va and Vs turn on when the M_On (Monitor On) command arrives. c Note: The Error Det line is not used in this model. d Note: If the AC Det line is Missing the Audio will Mute. Missing, Mute e Note: Pin 18 is grounded on the Main board. If this line is floated, the SMPS turns on
Note: This connector has two rows of pins. Even on bottom row. Odd on top row.
Diode Mode Readings taken with all connectors Disconnected. DVM in Diode Mode.
69
June 201 1
42PW350
Plasma
P811 & SC101 SMPS Connector Identification, Voltages and Diode Check
SC101 AC INPUT Connector SC101 Pin Number L and N Standby 120VAC Run 120VAC Diode Mode Open
P811
P811 "Power Supply" to P7 "Z-SUS" Pin 1~2 n/c Label Vs n/c Gnd Va M5V Run *200V n/c Gnd *55V 55V 5.06V Diode Check OL n/c Gnd OL 2.39V
Vs TP
3~4 5
1
Va TP
Z-SUS routes Va to the Z-SUS and then to the Bottom X-Right. Vs routed to Y-SUS from P2 on the Z-SUS. M5V routed through Z-SUS to Control board and to Y-SUS.`
Diode Mode Readings taken with all connectors Disconnected. DVM in Diode Mode.
70
June 201 1
42PW350
Plasma
Z-SUS SECTION
This Section of the Presentation will cover troubleshooting the Z-SUS Board Assembly. Upon completion of this section the Technician will have a better understanding of the circuit and be able to locate voltage and diode mode test points needed for troubleshooting and all alignments. Note: The Z-SUS can run Stand-Alone in the 42T3 Panel Models.
OPERATIONAL VOLTAGES:
Power Supply Supplied VS M5V VA
Also Routed to Y-SUS Board. Also Routed to the Y-SUS and to the Control Board. Not used by the Z-SUS but Routed to the Z-SUB and then to the Right X-Board X-Board.
71
June 201 1
42PW350
Plasma
Control Board
M5V
Z-SUB
Via 2 FPC Flexible Printed Circuits
VA
18V
Z-SUS board receives VS and M5V SMPS and 18V from the Control board
X-Board Left
X-Board Right
72
June 201 1
42PW350
Plasma
P/N EBR68342001
Z-Bias VR1
P4
In on this Connector: M5V from SMPS to the Y-SUS generates +18V. M5V and 18V are routed through the Control board. Logic Signals generated on the Control board.
P6 from Control
P3 P3 To Z-SUB
73
June 201 1
42PW350
Plasma
Model : PDP 42T3### Voltage Setting: 5V/ Va:55/ Vs:200 N.A. / -200 / N.A. / N.A. / 125
FS2 VA
Z-Bias
P2 Connector Z-SUS to Y-SUS P206
Pin 1~4 5 6~7 8 9~11 12 Label ERROR n/c VS n/c Gnd M5V Run 102V n/c 200V n/c Gnd 5.06V Diode Check OL n/c OL n/c Gnd 1.03V
P2
P7
7A/125V FS3 (M5V)
VR1 Vzbias
FS1/FS2: Diode Check OL: Connected or Disconnected FS3: Diode Check 0.76V: Connected 1.03V: Disconnected
P4
FS1 VS
18V J1
5V J28
R1 Y-OE
The Z-SUS will run stand alone. Disconnect P2 to the Y-SUS. Disconnect P105 on CTL. Board. Jump 17V from the SMPS J2 (just left of P813) to Z-SUS J1 (just above P6) connector. Ground Y-OE Z-SUS (bottom R1). Output Waveform J17 (281V p/p).
Z-SUS Waveform
J17
P6
P3
74
June 2011
42PW350
Plasma
Z-SUS Waveform
The Z-SUS (in combination with the Y-SUS) generates a SUSTAIN Signal and an ERASE PULSE g g for generating SUSTAIN and DISCHARGE in the Panel. This waveform is supplied to the Z-SUB through P3 and P4 and then to the panel through two FPC (Flexible Printed Circuit) connections P201 and P202.
Reset
577V p/p
Y Drive Waveform W f Oscilloscope Connection Point. J17 to check Z Output waveform. Z Drive Di Waveform Right Hand Side Center. (Vzb) Z Bias VR1 manipulates the offset of this waveform segment. Vzb voltage *125V 1V (*See Your Label)
230V p/p
TIP: The Z-Bias (VZB) Adjustment is a DC level adjustment. This is only to show the effects of Z-Bias on the waveform. TIP: To help lock the scope when capturing the Z-SUS Waveform, us the VS_DA VS DA TP on the Control Board for an External Clock. Clock This Waveform is just for reference to observe the effects of Zbz adjustment
75
June 201 1
42PW350
Plasma
VZB VR1
LOCATION
Set should run for 15 minutes, this is the Heat Run mode. Set screen to White Wash mode or 100 IRE White input. All SMPS adjustments should have been completed. 1. Place DC Volt meter between VZB TPs. 2. Adjust VZB (Z Bias) VR1 in accordance with your Panels voltage label.
76
June 201 1
42PW350
Plasma
P/N EBR68342001
FS2 VA Fuse 10A / 125V FS3 M5V Fuse 7A / 125V FS1 VS Fuse 6.3A / 250V
77
June 201 1
42PW350
Plasma
P7 "Z-SUS" to "SMPS" P811 Pin 1~2 3~4 5 6 Label +Vs Gnd +Va M5V Run *200V Gnd *55V 5.06V Diode Check OL Gnd OL 1.03V
Pin 1
Diode Mode Readings taken with all connectors Disconnected. DVM in Diode Mode.
78
June 201 1
42PW350
Plasma
P2 "Z-SUS" to "Y-SUS" P206 Pin 1~4 5 6~7 8 9~11 12 Label n/c +Vs n/c Gnd M5V Run n/c *200V n/c Gnd 5.06V Diode Check OL n/c OL n/c Gnd 1.03V ER_PASS 98V~102V
Pin 1
Diode Mode Readings taken with all connectors Disconnected. DVM in Diode Mode.
79
June 201 1
42PW350
Plasma
P6 "Z-SUS Board" to P2 "Control" Pin 1~3 4~5 6 7 8 9 10 11 12 13 14 15 Label (+15V) M5V Y-OE CTRL_OE VZ_CON VZ CON Gnd ZBIAS n/c ZSUSDN Gnd ZSUSUP Gnd Run 18.2V 5.06V 0.05V Gnd 3.25V 3 25V Gnd 1.92V n/c 0.79V Gnd 0.22V Gnd Diode Check 2.18V 1.03V OL Gnd OL Gnd OL OL OL Gnd OL Gnd
Pin 1
80
June 201 1
42PW350
Plasma
(4) Check J17 for 281V p/p Leave P6 to P2 connected (1) Disconnect P101
(3) Apply AC
Tip: Disconnect P206 on Y SUS Jump Only M5V to the Y SUS (Not VS). If this brings up the 18V on P101 pins Y-SUS. Only Y-SUS VS) 24~27, then leave P101 connected. There will be no need to jump 17V to the Z-SUS.
81
June 201 1
42PW350
Plasma
(Overview)
p/n: EBR68341901
Y-SUS Board develops the V-Scan drive signal to the Y-Drive boards. This Section of the Presentation will cover alignment and troubleshooting the Y-SUS Board for the Single Scan Plasma. Upon completion of the Section the technician will have a better understanding of the operation of the circuit and will be able to locate voltage and Diode mode test points needed for troubleshooting and alignments alignments. Adjustments DC Voltage and Waveform Checks Diode Mode Measurements Operating Voltages
Z-SUS Supplied From SMPS Y-SUS Developed VS Supplies the Panels Horizontal Electrodes. (Routed from the Z-SUS board). M5V S Supplies Bi t Y SUS (Also routed to the Control Board then Z-SUS). li Bias to Y-SUS. (Al t d t th C t l B d th Z SUS) -VY VR502 V SET UP VR601 V SET DN VR401 18V / VSC Floating Ground FG 5V FG 15V -VY Sets the Negative excursion of Reset in the Drive Waveform. SET UP sets amplitude of the Top Ramp of Reset in the Drive Waveform. SET DOWN sets the Pitch of the Bottom Ramp for Reset in the Waveform. Used internally to develop the Y-Drive signal. (Also routed to the Control Board Y Drive signal then routed to the Z-SUS board). Note: There is no VSC or 18V adjustment on this model.
Used on the Y-Drive board (Measured from Floating Gnd) Used in the Development of the Y-Drive Waveform (Measured from Floating Gnd)
82
June 201 1
42PW350
Plasma
Distributes Va
Z-SUS Board
Z-SUB
Control Board
Distributes 18V
M5V
VS
Generates Vsc and -Vy From VS by DC/DC Converters Also controls Set Up/Down
M5V
Distributes 3.3V
Distributes VA
Generates Floating Ground g 5V & 15V by DC/DC Converter Also 18V by same DC/DC
FG5V
Right X Board
Left X Board
Logic signals needed to scan the panel
Y-Drive Board
Receives Scan Waveform
Logic signals needed to generate drive waveform
Display Panel
83
June 201 1
42PW350
Plasma
VR601 Set Up
1~10 Floating Gnd 11~12 FG5V VR502 -Vy 1~2 Y-SCAN 3~4 3 4 VPP 6~12 Scan Data P212 C213
-Vy TP
VR401 Set Up
18V (pins 28~30) to Control for Z-SUS M5V (pins 24-27) for both Ribbon
P101
84
June 201 1
42PW350
Plasma
Example:
P206
Model : PDP 42T3### Voltage Setting: 5V/ Va:55/ Vs:200 N.A. / -200 / N.A. / N.A. / 125
-Vy
P206 Y-SUS to Z-SUS P2
Pin 1~4 5 6~7 8 9~11 12 Label ERROR n/c VS n/c Gnd M5V Run 102V n/c 200V n/c Gnd 5.03V Diode Check OL n/c OL n/c Gnd 1.15V
P213
VR601 Set-Up
Use Left leg of C213 for Y-Drive TP. Y-Drive board removed 470Vp/p
16
15 14 13
12 11 10 9 8 7 6 5 4 3 2 1
n/c
SUS_DN (FG) CLK STB OC1 DATA OC2 SUS_DN (FG)
n/c
FG 0.92V 2.24V 2.26V 0V 2.8V FG
P212
Scan
C213
T502
P211
D506 18V Source P101 D502 -Vy Source 200V D503 VSC Source 146V
85
June 2011
42PW350
Plasma
-VY Adjustment
CAUTION: Use the actual panel label and not the book for exact voltage settings. This is just for example
These are DC level Voltage Adjustments. They are generated when the VS voltage arrives on the board board.
PROCEDURE: Set should run for 15 minutes, this is the Heat Run mode. Set screen to White Wash. 1) Adjust Vy VR502 to Panels Label voltage (+/- 1V)
Location: Bottom Center of board Just Left of Transformer T501
-Vy
-Vy TP R201
Voltages Reads Positive Note: There is no VSC adjustment in this model. Location: Bottom Center of board Just above Transformer T501
86
June 201 1
42PW350
+
Plasma
Note, this TP (VS_DA) can be used as an External Trigger for scope when locking onto the Y-Drive (Scan) or the Z-Drive signal.
NOTE: The Waveform Test Points are fragile. If by accident the land is torn and the run lifted, make sure there are no lines left to right in the screen picture. There are several other test points on either the Upper or Lower Y-Drive boards that can be used. Basically any output pin on any of the FPC to the panel are OK to use.
This signal can also be used to help lock the scope when observing the LVDS video signals.
87
June 201 1
42PW350
Plasma
Adjustment Area
FIG1 2mS
Blanking
FIG2 200uS
Expanded from above
195 uSec
88
June 201 1
42PW350
Plasma
Set must be in WHITE WASH All other DC Voltage adjustments should have already been made.
Observe the Picture while making these adjustments Normally they do not have to be done adjustments. Normally, done. ADJUSTMENT LOCATION: Center Right of the board. A Y-Drive Test Point Under U d 2nd B ff f Buffer from top t VR601 Waveform TP on the Y-Drive Board
SET-UP ADJUST: 1) Adjust VR601 and set the (A) portion of the signal to match the waveform above. (155V p/p 5V) B VR401 ADJUSTMENT LOCATION: Bottom Right Just above P101 SET-DN ADJUST: 2) Adjust VR401 and set the (B) time of the signal to match the waveform above. (195uSec 5uSec) TIP: To help lock the scope when capturing the Y-SUS W Y SUS Waveform, us the VS_DA TP on the Control f th VS DA th C t l Board for an External Clock.
89
June 201 1
42PW350
Plasma
Back B k Porch Too High 204V Normal 155V Floor 206uSec 200V off the Floor th Fl
90
June 201 1
42PW350
Plasma
Y-SUS Board develops the Y-Scan drive signal to the Y-Drive board The Y-SUS (Y Scan) signal can be Y Drive board. Y SUS (Y-Scan) tested on the left leg of C213 if the Y-Drive board is defective and has to be removed. (Check for 470V p/p)
91
June 201 1
42PW350
Plasma
P101
P213
Y-Drive Board
Y-SUS Board
92
June 201 1
42PW350
Plasma
P211
Note: Pin 1 is at the top. FG5V (4.9V) measured from Pins 11 or 12 to Floating Gnd.
Floating Ground 5V TP G d
P102
93
June 201 1
42PW350
Plasma
Pin
Label
Pins 7~11
VPP
5 6 7 8 9 10 11 12
n/c
SUS_DN (FG) CLK C STB OC1 DATA OC2 SUS_DN (FG)
These signals look very similar due to the fact they are read from Chassis Gnd, but they are actually Floating Ground related. DO NOT hook scope Gnd to Floating Gnd TP without an Isolation Transformer. ith t I l ti T f
(4mSec per/div)
Y-Drive Board
P106
Y-SUS Board
94
June 201 1
42PW350
Plasma
n/c
SUS_DN SUS DN (FG) CLK STB OC1 DATA OC2 SUS_DN (FG)
n/c
FG 0.92V 2.24V 2.26V 0V 2.8V FG
12
Diode Mode Readings taken with all connectors Disconnected. DVM in Diode Mode. Mode
95
June 201 1
42PW350
Plasma
Y-SUS Floating Ground (FG 15V, FG 5V) and 18V Checks and Test
TIP: Some Circuit components are on the back of the board. To Test these voltages, remove the board completely, supply Ground and any 5V supply Y-SUS. Ground OE Jumper J73.
These voltages are generated when the M5V arrives on the board.
Floating Ground checks must be made from Floating Ground. Use any pin on P213.
FG 15V J66 D506 Cathode Run: 18.2V Diode Check 1.13V 1 13V D506 18.2V
FG 5V J54
Location T502
J73 OE
Location Back Side of Board Source FG15V (Floating Ground 15V) D508 cathode. Source FG5V (Floating Ground 5V) FG15V is i regulated d l t d down to 5V b IC508. t by IC508
Must be grounded to test FG5, FG15V and 18V with only 5V applied to board.
96
June 201 1
42PW350
Plasma
FS501
( (18V) ) 2A/125V
FS501 Protects 18V line (created by D506 and T502). 18V is used on the Y-SUS and leaves the Y-SUS on P101 pins 28~30 to the Control Board. Then leaves the Control board on P2 pins 13~15 and goes to the Z-SUS arriving on P201 pins 1~3. Diode Check with Board Connected. 0.85V Black lead on Chassis Ground. Diode Check with Board Disconnected. 0.5V Red Lead on Chassis Gnd 1.13V 1 13V Black Lead on Chassis Gnd
97
June 201 1
42PW350
Plasma
P206
Diode Mode Readings taken with all connectors Disconnected. DVM in Diode Mode.
98
June 201 1
42PW350
Plasma
Label +15V 15V +5V Gnd Dumy2 Y-OE PC ER_DN DATA_PRE ER_UP ER UP SC_A RAMP_UP
Run 18.2V 18 2V 4.94V Gnd 2.14V 0.03V 1.84V 0.5V 0.01V 0.3V 0 3V 1.45V 0.22V
Pin 11 10 9 8 7 6 5 4 3 2 1
Label STB RAMP_BLK CLK SUS_DN DUMMY_3 DUMMY_1 DUMMY_4 SUS_UP_0 CTRL_OE CTRL OE RAMP_DN Gnd
Run 1.5V 1 5V 1.07V 0.6V 2.71V 2.14V 1.07V 1.35V 0.75V 0.11V 0 11V 2.17V Gnd
Diode Mode Readings taken with all connectors Disconnected. DVM in Diode Mode.
99
June 201 1
42PW350
Plasma
p/n: EBR68288401
The 42PW350 uses 8 Driver ICs on one Y-Drive Board commonly called Y-Drive Buffers but are actually Gate Arrays. Y-Drive Board works as a path supplying the Sustain and Reset waveforms which are made in the Y-Sustain board and sent to the Panel through Scan Driver ICs. The Y-Drive Boards receive a waveform developed on the Y-SUS board then selects the horizontal electrodes sequentially starting at the top and scanning down the panel. Scanning is synchronized by receiving Logic scan signals from the Control board.
100
June 201 1
42PW350
Plasma
Y-DRIVE BOARD
P101 All Pins Floating Ground
P102 top 10 pins FG Bottom 2 pins FG5V P106 Top 2 pin Y-Scan Pins 10~9 VPP 10 9 Pins 1~6 Logic (Scan Control signals
101
June 201 1
42PW350
Plasma
FG5V TP
Any Connector to the Panel (Buffer Output TP) Front Side C18 + FL1
Diode Mode Reading from Floating Ground Scan Signal TP OL with Red Lead on Scan 1.13V with Black Lead on Scan VPP Signal TP OL with Red Lead on Scan 0.67V with Black Lead on Scan
P102
P106
VPP TP Y-Scan TP
FG5V TP (P106 pins 2 and 3) OL with Red Lead on Scan 0.53V with Black Lead on Scan Any Output Buffer TP OL with Red Lead on Scan 0.80V with Black Lead on Scan
102
June 201 1
42PW350
Plasma
Using the Diode Test on the DVM, check the pins for shorts or abnormal loads.
BUFFER IC (FGnd)
BLACK LEAD On RED LEAD On ANY Floating Ground Output Lug Reads Open Indicated by white outline
Any of these output lugs can be checked from floating ground. Look for shorts indicating a defective Buffer IC
103
June 201 1
42PW350
Plasma
Removing (Panel) Flexible Ribbon Cables from Y-Drive Upper or Lower Flexible Ribbon Cables shown may be different, but process is the same.
To remove the Ribbon Cable from the connector first carefully lift the Locking Tab from the back and tilt it forward ( lift from under the tab as shown in Fig 1). The locking tab must be standing straight up as shown in Fig 2. Lift up the entire Ribbon Cable gently to release the Tabs on each end. (See Fig 3) Gently slide the Ribbon Cable free from the connector. connector
Be sure ribbon tab is released By lifting the ribbon up slightly, before removing ribbon.
Fig 1
Fig 2
Fig 3
To reinstall the Ribbon Cable, carefully slide it back into the slot see ( Fig 3 ), be sure the Tab is seated securely and press the Locking Tab back to the locked position see ( Fig 2 then Fig 1).
104
June 201 1
42PW350
Plasma
105
June 201 1
42PW350
Plasma
P101
P213
Y-Drive Board
Y-SUS Board
106
June 201 1
42PW350
Plasma
Note: Pin 1 is at the bottom. FG5V (4.9V) measured from Pins 1 or 2 to Floating Gnd. For Floating Ground, use any pin on P101. g , yp Floating Ground 5V TP
P102
P211
107
June 201 1
42PW350
Plasma
Pins 7~11
n/c
SUS_DN (FG) CLK STB OC1 DATA OC2 SUS_DN (FG)
P211
(4mSec per/div)
These signals look very similar due to the fact they are read from Chassis Gnd, but they are actually Floating Ground related. DO NOT hook scope Gnd to Floating Gnd TP without an Isolation Transformer.
7 6 5 4 3 2 1
Y-Drive Board
P106
Y-SUS Board
108
June 201 1
42PW350
Plasma
n/c
SUS_DN (FG) ( ) CLK STB OC1 DATA OC2 SUS_DN (FG)
n/c
FG 0.92V 2.24V 2.26V 0 0V 2.8V FG
109
June 201 1
42PW350
Plasma
P102
Location
FL1
(FG5V) 2A/125V / 5
FG1 Protects the Floating Ground 5V line (created by IC508 and T502 on the Y SUS board). FG5V is used on the Y Drive by all Y-SUS board) Y-Drive the Y-Drive Gate Arrays (Buffers). Diode Check with Board Connected. 1.33V 1 33V Black lead on Floating Ground. Ground Diode Check with Board Disconnected. 0.53V 0 53V Red Lead on Floating Gnd OL Black Lead on Floating Gnd
1 10
June 201 1
42PW350
Plasma
OPERATING VOLTAGES From the Y-SUS Supplied +5V (M5V) Developed on the SMPS +18V (Routed through the Control board to the Z-SUS) (Not used by the Control Board) +1.0V (IC703) for internal use 1.0V +1.8V (IC701) for internal use +3.3V (IC53) for internal use and for the X-Boards (TCPs)
11 1
June 201 1
42PW350
Plasma
13~15 18V
P2
11~12 M5V
IC701
P105
1~3 (18V) 4~7 (M5V)
IC22 Serial Flash
IC101 DDR
IC703
VS_DA For E t F External Trigger lTi Pattern Generator For Panel Test
LVDS
P106
IC702
IC53
P107
To X-Left
P108
To X-Right
1 12
June 201 1
P2
4.94V
1~3 (18V) 4-7 (M5V) Ribbon Cable Y-SUS and Y Drive Signals To Y-SUS
3.3V
1.8V
IC101
VS_DA
L1 IC703
1.05V 1.05V
3D-Sync Pin 50
3.48V p/p 60 Hz
IC703 (1.0V Core Regulator) ( 9) 1.92V (1) 4.94V (10) 1.06V (2) 0V (11) 1.06V (3) Gnd (12) 1.06V (4) Gnd (13) 6.1V (5) Gnd (14) 4.96V (6) 0.83V (15) 3.31V (7) 0.61V (16) 5V (8) 0.52V LVDS Video from Main
P105
IC22 Serial Flash
3 1 2
D1
1.8V On
P106
18V generated by D506 on Y-SUS IC22 (1) 3.25V (5) 3.28V (6) 0V (2) 0V (3) 3.27V (7) 3.27V (8) 3.31V (4) 0V IC11 (1) Gnd (2) 0V (3) 3.31V X1 Top: 1.6V Bottom: 1.7V 3.3V from IC53 Pins 41~43
IC702 MCM
3.31V
IC53
1 2 2 3
IC11 X1 25 MHz
Auto Gen
P107
P108
P22 n/c
n/c Upgrades
TESTING THE CONTROL BOARD: Disconnect all connectors. Jump STBY 5V from SMPS P813 Pin 13 to pin 3 (top leg) of IC701 Apply AC and turn on the Set. Observe Control board LED D1, if its blinking, most likely Control board is OK.
IC53 Diode Check Pin 2 (3.3V) All Connectors Connected 0.52V Red Lead 0.31V Blk Lead All Connectors Removed 0.66V Red Lead 0.36V Blk Lead
NO VIDEO or ABNORMAL VIDEO: * If the complaint is no video running the Panel Test causes video to appear or appear normal, suspect the Main board or LVDS cable. Note: LVDS Cable must be removed for Auto Gen to work.
PANEL TEST: Disconnect P106 and Remove LVDS Cable. Short across Auto Gen TPs to generate a test pattern when A/C power is applied.
113
June 2011
42PW350
Plasma
Make sure the Chocolate (Heat Transfer Material) remains in place if the board is removed. It makes contact with the Panel and IC103 (Temperature Sensor)
IC103
Pin 1 IC103 04) 3.3V 03) Gnd 05) Gnd 02) Gnd 06) 3.3V 01) 3.3V ) ) CONTROL BOARD TEMPERATURE SENSOR LOCATION BACK SIDE OF THE BOARD
1 14
June 201 1
42PW350
Plasma
This signal can also be used to help lock the scope when g observing the LVDS video signals. Note, this TP (VS_DA) (VS DA) can be used as an External Trigger for scope when locking onto the Y-Drive (Scan) or the Z-Drive signal.
1 15
June 201 1
42PW350
Plasma
X1
1.61V
1.69V
1 16
June 201 1
42PW350
Plasma
CONTROL BOARD
X-DRIVE BOARD PANEL There are 12 total TCPs. 43072 Vertical Electrodes 43072 (RGB) / 3 = 1024 Total Pixels (H)
16 bit words 2 Buffer Outputs per TCP 128 Lines per Buffer 256 Lines output Total
1 17
June 201 1
42PW350
Plasma
P105 Control Board Connector to Y-SUS P101 Voltages and Diode Mode Checks
These pins are very close together. Use Caution when taking Voltage measurements.
Note: 18V is labeled 15V on silk screen.
Pins 1 through 3 Receive 18V from the Y-SUS. Developed by D506 Pins 4 through 7 Receive M5V from the Y-SUS. Protected on Z-SUS by FS3
Pin
All the rest are delivering Y-SUS Waveform development and Y-Drive Y Drive logic signals to the Y SUS Y-SUS Board (Y-Drive logic signals are simply routed right through the Y-SUS to the Y-Drive boards).
Note: The +18V is not used by the Control board, it is routed to the Z-SUS leaving on P2 Pins 13~15. The M5V also leaves on P2 Pins 11~12.
1 18
June 201 1
42PW350
Plasma
TIP: The ribbon cable between the Control board and the Y-SUS does not come with either of the new boards. ith ith f th b d
P105 "Control" to P101 "Y-SUS" Pin 1~3 4~7 8~11 12 13 14 15 16 17 18 19 Label +15V +5V Gnd Dumy2 Y-OE PC ER_DN DATA_PRE ER_UP SC_A SC A RAMP_UP Run 18.2V 4.94V Gnd 2.14V 0.03V 1.84V 0.5V 0.01V 0.3V 1.45V 1 45V 0.22V Diode Check OL 1.15V Gnd OL OL OL OL OL OL OL OL Pin 20 21 22 23 24 25 26 27 28 29 30 Label STB RAMP_BLK CLK SUS_DN DUMMY_3 DUMMY_1 DUMMY_4 SUS_UP_0 CTRL_OE RAMP_DN RAMP DN Gnd Run 1.5V 1.07V 0.6V 2.71V 2.14V 1.07V 1.35V 0.75V 0.11V 2.17V 2 17V Gnd Diode Check OL OL OL OL OL OL OL OL OL OL Gnd
P105
Diode Mode Readings taken with all connectors Disconnected. Black lead on Gnd. DVM in Diode Mode.
1 19
June 201 1
42PW350
Plasma
P106 LVDS
Video Signals from the Main Board to the Control Board are referred to as Low Voltage Differential Signals or LVDS. The video is delivered in 20 bit LVDS format. Their presence can be confirmed with th O ill ith the Oscilloscope b monitoring th LVDS signals with SMPTE by it i the i l ith Color Bar input. Loss of these Signals would confirm the failure is on the Main Board or the LVDS Cable itself.
Example of LVDS Video Signal
Pins 12~17 22~25 28~33 38~41 are LVDS Video Signals 12 17, 22 25, 28 33, 38 41 Signals. Pins 19~20 and 35~36 are clock signals for the data.
120
June 201 1
42PW350
Plasma
1
Pin 5 is the reason the LVDS cable must be removed to use the EX_AUTO_GEN shorting pins to create multiple internal generated test patterns (Panel Test).
Pin 5: Enables the Control Board Bold Pins indicate 20 bit differential video signal Note: There are no voltages in Stand-By mode.
121
June 201 1
42PW350
Plasma
P2 "Control" to P201 "Z-SUS Board" Pin 1 2 3 4 5 6 7 8 9 10 11~12 13~15 Label Gnd SUS_UP Gnd SUS_DN n/c ZBIAS Gnd Vzbias-con CTRL_EN Y-OE M5V (+15V) Run Gnd 0.22V Gnd 0.79V n/c 1.92V Gnd 3.25V Gnd 0.05V 5.06V 18.2V 18 2V Diode Check Gnd OL Gnd OL OL OL Gnd OL OL OL 1.15V OL
18V P2 Label
5V
Diode Mode Readings taken with all connectors Disconnected. Black lead on Gnd. DVM in Diode Mode.
122
June 201 1
42PW350
Plasma
41~43 3.3V
123
June 201 1
42PW350
Plasma
8~10 3.3V 3 3V
124
June 201 1
42PW350
Plasma
125
June 201 1
42PW350
Plasma
126
June 201 1
42PW350
Plasma
NEVER run the television with this heat sink removed. removed Damage to the TCPs will occur and cause a defective panel. The Vertical Address buffers (TCPs) Taped Carrier Packages have one heat sink indicated by the arrow. It protects all 12 TCPs. 127 June 201 1 42PW350 Plasma
P211, P232, P311 and P331 X Board Connector (VA and 3.3V)
Pins 3~4 Top f th L ft d Ri ht X D i Boards T of the Left and Right X-Drive B d Pins 9~11 Pins 42~44 Pins 3~4
VA
VA
3.3V
3.3V
P232 P211
P331 P311
This shows the routing for VA and for the 3.3V input to the X-Drive boards. Using a regular diode check: VA should be (OL) 3.3V should be (0.53V)
128
June 201 1
42PW350
Plasma
Gnd
VA Pins 6~7
VA Pins 44~45 Pi 44 45
TCP
All Connectors to Control and Z-SUB boards are disconnected from Left X board. All readings are in Diode Mode from Chassis Ground
On the below:
On the below:
On any Va (0.45V) TCPs connected. On EC (0.45V) TCPs connected. On 3.3V (0.37V) TCPs connected. On any Va (OL) TCPs disconnected. On EC (OL) TCPs disconnected. On 3.3V (OL) TCPs disconnected.
On any Va (OL) TCPs connected. On EC (OL) TCPs connected. On 3.3V (1.22V) TCPs connected. On any Va (OL) TCPs disconnected. On EC (OL) TCPs disconnected. On 3.3V (OL) TCPs disconnected.
129
June 201 1
42PW350
Plasma
Warning: DO NOT attempt to run the set with the Heat Sink over the TCPs removed. Checking IC53 for 3.3V, use center pin or Case of component 3 3V component.
With all connectors connected, place the Red Lead On 3.3V = Diode Check (0.53V) Black Lead On 3.3V = Diode Check (0.32V) With all connectors removed, place the Red Lead On 3.3V = Diode Check (0.66V) Black Lead On 3.3V = Diode Check (0.36V)
3.3V
3.3V DC Continuity All Connectors to All TCPs look very similar for the 3.3V test point. The picture shows the trace at pins 33 and 34 for each connector. There is a small feed trough and a Cap, you can use for Test Points. Example here from P305. You can only check for continuity back to IC231 you IC231, can not run the set with heat sink removed.
3.3V
130
June 201 1
42PW350
Plasma
Y-SUB Board
Lock TCP Taped Carrier Package 256 total lines 128 lines 128 lines
Chocolate
131
June 201 1
42PW350
Plasma
TCP Testing
3.3V ORIGINATION From Control board IC53 center leg. Leaves P107 to P232 and P108 to P331 Arrives on X board Left P232 Pins 9~11 Arrives on X board Right P331 Pins 42~44
TCP Connector Pin Description Any X Board to Any TCP P201~P206 or P301~P306
VA: ORIGINATION From Z-SUB P203 In Right X P312 3~4 Va: ROUTING: Leaves Right X P311 pins 3~4 To Left X : P211 pins 3~4
DIODE CHECK TCP DISCONNECTED Must be checked on FPC Red Lead on TCP VA OL Black Lead on TCP VA 0.5V Red Lead on TCP 3.3V OL Black Lead on TCP 3.3V 0.53V EC OL either way
Flexible Printed Ribb Fl ibl P i t d Ribbon C bl to TCP IC Cable t Look for any TCPs being discolored. Ribbon Damage. Cracks, folds Pinches, scratches, etc Gnd Gnd Va 3.3V EC Gnd
30 35 40 45 50
DIODE CHECK ALL TCPs INSTALLED Red Lead on TCP VA OL Black Lead on TCP VA 0 47V 0.47V Red Lead on TCP 3.3V 0.53V Black Lead on TCP 3.3V 0.32V EC (OL) either way
Va EC Gnd Gnd
1 5
Logic
10 15 20
25
132
June 201 1
42PW350
Plasma
133
June 201 1
42PW350
Plasma
Pin 1 2 3 4
Diode Check
P211 1
* Note: This voltage will vary in accordance with Panel Label. There are no Stand-By voltages on this connector.
Diode Mode Readings taken with all connectors Disconnected. Black lead on Gnd. DVM in Diode Mode.
134
June 201 1
42PW350
Plasma
P232
Diode Mode Readings taken with all connectors Disconnected except TCPs. Black lead on Gnd. DVM in Diode Mode.
135
June 201 1
42PW350
Plasma
Pin 1 2 3 4
P311
* Note: This voltage will vary in accordance with Panel Label. There are no Stand-By voltages on this connector.
Diode Mode Readings taken with all connectors Disconnected. Black lead on Gnd. DVM in Diode Mode.
136
June 201 1
42PW350
Plasma
Pin 1 2 3 4
P312
* Note: This voltage will vary in accordance with Panel Label. There are no Stand-By voltages on this connector.
Diode Mode Readings taken with all connectors Disconnected. Black lead on Gnd. DVM in Diode Mode.
137
June 201 1
42PW350
Plasma
P331
Diode Mode Readings taken with all connectors Disconnected except TCPs. Black lead on Gnd. DVM in Diode Mode.
138
June 201 1
42PW350
Plasma
139
June 201 1
42PW350
Plasma
P501 to SMPS
P902 to t Ft IR
RF In
Composite p A/V
140
June 201 1
42PW350
Plasma
Label
a
Run 17V Gnd 5.17V 4.02V Gnd 5.14V 3.28V 4.06V 3.28V Gnd
Diode Check Open Gnd 1.18V 1.73V Gnd 1.07V 1.78V 1.04V 1.79V Gnd
3D Formatter
17V 5.1V
Q1400
Serial Flash WP
E C B
X1400 24Mhz
IC1402
Serial Flash
IC1400 IC1407
P501
IC1404
+1.0V
+5V in
L1402
Auto_Gnd
P1401
Q1402 Q1401
D D
IC1401
1 2 3
+1.8V
+3.3V_3D_A In (3)
IC1406
2
DDR
P902 "MAIN" to "Front IR" Pin 1 2 3 4 5 6 7 8 9 10 11 12 14 15 Label IR Gnd Key1 Key2 LED_RED Gnd EYE_SCL EYE_SDA Gnd 3.3VST n/c n/c n/c n/c STBY 2.84V Gnd 3.3V 3.3V 3.25V Gnd 3.3V 3.3V Gnd 3.3V n/c n/c 0.19V n/c n/c Run 2.7V Gnd 3.3V 3.3V 0V Gnd 3.3V 3.3V Gnd 3.3V n/c n/c 0V n/c n/c Diode Check 2.63V Gnd 1.77V 1.77V 1.72V Gnd 1.72V 1.72V Gnd 0.85V n/c n/c 1.69V Open Open
B
SDA_3.3V_MOD S G SCL_3.3V_MOD
S G
IC500
3 2 1
+3.3V_AVDD
+5V_ST In
3.3V_ST
5V_ST in (3)
IC502
IC504
2
17V in
+5V_ST_EN Switch
P902
C E
+1.26V_VDDC) Reg
Q501
D S C G
B E
P1404
IC102
HDCP EEPROM
Q500
+5V_TU
Q501 CTL
EEPROM
LED_Red Driver
Q901
L503 IC104
IC109
2
3 2 1
IC506
+3.3V
+5V in
IC507 D501
IC501 L502
+1.5V_DDR_IN
+5V_ST_EN In in
+5V in
D200
A2 A1 C
IC1201
DDR
IC101
Micro/ Video Processor
X200 24Mhz
NAND FLASH
IC505 L506
3 2 1
+2.5V_AVDD
+3.3V_AVDD
IC1101
IC103
HDMI CEC
Serial Flash
1 C
IC600
+1.2V_DE
+3.3V in (3)
13 Touch_Ver_Check
Q800
A2 A1
Hot Swap
B E
Q806
A2 A1 C
EDID WP
C B E
3 2 1
D805
B+ Routing
A1 C A2
EDID
IC700
Audio Amp
D804
Q103
IC802
C E A2 A1
TUNER TU1300
18. IF p 17. IF n 16. IF AGC 15. Reset 14. 3.3V 13. 1.26V 12. GND 11. CVBS 10. NC 9. SIF 8. NC 7. SDA 6. SCL 5. NC 4. NC 3. 5V 2. NC 1. NC
P1404 "MAIN Board" To "Motion Remote Sensor" Pin 1 2 3 4 5 6 7 8 9 10 11 *12 Label 3.3V_Normal Gnd 3D_RF_RX 3D_RF_TX 3D_RFModule_Reset 3D_RFModule_DC 3D_RFModule_DD Gnd 3D_RF_GPIO_0 3D_RF_GPIO_1 3D_RF_GPIO_2 3D_L/R_Sync STBY 0V Gnd 0V 0V 0V 0V 0V Gnd 0V 0V 0V 0V Run 3.29V Gnd 3.29V 3.29V 3.1V 0.1V 0.1V Gnd 0V 0V/3.18V 0V 0V/1.59V *No 3D / With 3D Note: Pin 12 with 3D Sync 3.48V p/p 60 Hz square wave. Diode Check 0.49V Gnd 1.18V 1.17V 2.37V 1.32V 1.34V Gnd 1.26V 1.26V 1.26V Open
L703
EDID
Hot Swap
L702
D803 Q805
C
IC801
EDID
Tuner SIF
E
IC900
RS232
EDID
Q1305
Tuner CVBS
IC901
P700
R-R+L-L+
Q900
B E
RS232 TX Buffer
141
June 2011
42PW350
Plasma
Q1400
Serial Flash WP
P501
IC1404
+1.0V
3D Formatter
IC1407
P1401
Q1402
D D S G S G
IC1401
DDR
1 2 3
L1402
+5V in
IC1406
3 2 2 1
+1.8V
+3.3V_3D_A In (3)
SDA_3.3V_MOD SCL_3.3V_MOD
+5V_ST_EN In
+3.3V_AVDD
Q1401 IC1202
+1.26V_VDDC
IC502
IC504
2
+5V_ST In
S D G
P902
C B E
DDR
Q501
+5V_ST_EN Switch
P1404
MAIN BOARD p/n: EBT61267425 AUSLLJR
D200
A2 A1
Q901
LED_Red Driver
L503
2
IC506
3 2 1
+3.3V
+5V in 17V in
IC507 D501
+5V_TU
+5V in
IC501
+1.5V_DDR_IN
+5V_ST_EN In in
L502 IC103
DDR
IC101
Micro/ Video Processor
IC1201
Audio Amp
Serial Flash
L506
3 2 +1.2V_DE 1 +3.3V in (3)
IC600
TUNER TU1300
18. IF p 17. IF n 16. IF AGC 15. Reset 14. 3.3V 13. 1.26V 12. GND 11. CVBS 10. NC 9. SIF 8. NC 7. SDA 6. SCL 5. NC 4. NC 3. 5V 2. NC 1. NC
P700
R-R+L-L+
142
June 2011
42PW350
Plasma
IC103 Pin [1] [2] [3] [4] [5] [6] [7] [8] IC501 Pin [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16]
Serial Flash For HDMI Gnd Gnd Gnd Gnd 3.29V 3.29V 3.29V 3.29V +1.5V_DDR_IN Regulator 5V (In) 5V (In) 0V 0V 0V 0.81V 0.72V 0.53V 1.7V 1.58V 1.58V 1.58V 6.7V 0.12V 2.98V 2.98V (In)
IC502 Pin [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] IC504
+1.26V_VDDC Regulator 5V (In) 5V (In) 0V 0V 081V 0.81V 0.72V 0.53V 1.7V 1.3V 1.3V 1.3V 6.47V 0.25V 2.96V 5V (In) +3.3V_AVDD Regulator
IC507 Pin [1] [2] [3] [4] [5] [6] [7] [8] IC600
IC1404 Pin [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] IC1406 Pin [1] [2] [3] IC1407
+1.2V_DE Pin Regulator [1] 3.3V (In) [2] 1.26V (Out) [3] Gnd
+1.0V Regulator 5V (In) 0V 0V 0V 0V 0.8V 0.65V 0.54V 1.7V 1.05V 1.05V 1.05V 6.1V 0.15V 2.9V 0V +3.3V_VST +3.3V_3D 0V 3.31V (Out) 5V (In)
Q501
+5V_ST_EN Pin Switch [B] 0.7V [C] 5.2V [E] 5.2V LED_RED Pin Driver [B] 0.71V [E] 0V [C] 0V Write Protect Pin for IC1402 [B] 0V [E] 0V [C] 3.18V SCL_3.3V_MOD Pin Buffer [B] 3.28V [C] 3.3V [E] 3.28V SDA_3.3V_MOD Pin Buffer [B] 3.28V [C] 3.3V [E] 3.28V
Q901
Q1400
Q1401 D200 Pin [A1] 0V [C] 0V [A2] 0V D501 Pin [A] 0V [C] 5V Pin [1] 0V [2] 3.3V (Out) [3] 5.2V (In) IC506 Reset Speed Up
Q1402 Pin [1] 0V [2] 3.3V (Out) [3] 5.2V (In) +3.3V Regulator Reg IC507 Pin [1] 0V [2] 1.8V (Out) [3] 3.3V (In) (+1.8V) Regulator
143
June 2011
42PW350
Plasma
Q500
Q501 CTL
B E C
IC109
IC102
HDCP EEPROM
3.3V_ST
5V_ST in (3)
EEPROM
+5V in
IC1101
1 2 3
EDID
IC804 D805
A2 A1 C
+3.3V
+5V in
B+ Routing
Q807
E B C
D804
A2 C
B E
TU1300
18. IF p Digital Video 17. IF n 16. IF AGC 15. Reset 14. 3.3V 13. 1.26V 12. GND Analog 11. CVBS Video 10. NC 9. SIF 8. NC 7. SDA 6. SCL 5. NC 4. NC 3. 5V 2. NC 1. NC
IC802
EDID
D801
E B C
D803 Q805
C A1 A2
Q1304 Q1305
E
E C B C
Hot Swap
IC901
EDID
IC801
EDID
Tuner CVBS
IC900
B E
RS232
C
RS232 TX Buffer
Q900
144
June 2011
42PW350
Plasma
IC102 Pin [1] [2] [3] [4] [5] [6] [7] [8] IC109 Pin [1] [2] [ ] [3] [4] [5] [6] [7] [8] IC500
HDCP EEPROM Gnd Gnd 3.3V Gnd 3.3V 3.3V 3.3V 3.3V EEPROM for Micro Gnd Gnd Gnd Gnd 3.3V 0V 3.3V 3.3V
IC505
+2.5V_AVDD Pin Regulator [1] 3.3V (In) [2] Gnd [3] 2.52V (Out) IC801, IC802 EDID Data For HDMI Gnd Gnd Gnd Gnd 3.3V 3.3V 3.3V 3.3V EDID Data Side Input For HDMI Gnd Gnd Gnd Gnd 3.3V 3.3V 3.3V 3.3V
IC900 Pin [1] [2] [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [ ] [16] IC901 Pin [1] [2] [3] [4] [5] [6] [7] [8]
RS232 Tx/Rx 3.3V 5.6V 0V 0V (-5.6V) (-5.6V) 5.7V 0V 3.3V 0V 3.3V 3.3V 0V (-5.6V) Gnd 3.3V (B+) ( ) EDID Data for PC For HDMI Gnd Gnd Gnd Gnd 3.3V 3.3V 3.3V 3.3V
IC801 Pin [1] [2] [3] [4] [5] [6] [7] [8] IC804 Pin [1] [2] [3] [4] [5] [6] [7] [8]
IC1101 Pin [1] [2] [3] [4] [5] [6] [7] [8] IC1402 Pin [1] [2] [3] [4] [ ] [5] [6] [7] [8] Q103
USB 5V Limiter Gnd 5.1V (In) 5.1V (In) 3.3V 0V 5.1V (Out) 5.1V (Out) n/c Serial Flash 3.29V 0V 3.3V 0V 0V 0V 3.29V 3.29V EDID WP
Q1305
D801 Pin [B] 0V [C] 0V [E] 0V Q807 Pin [B] 0.1V [C] 0V [ ] [E] 0V Q900 Pin [B] 0.63V [C] 0V [E] 0V Q1304 Pin [B] 0.23V [C] 0V [E] 0.92V
Biasing Pin for Q800 [A1] 3.28V [C] 3.32V [A2] 0V 5V Pin Routing [A1] 0V [C] 3.32V [A2] 3.28V 5V Pin Routing [A1] 3.28V [C] 3.32V [A2] 0V 5V Pin Routing [A1] 5.1V [C] 4.9V [A2] 0V
3.3V_VST Pin Regulator [1] Gnd [2] 3.3V (Out) [3] 5.09V (In)
145
June 2011
42PW350
Plasma
Pop the cover off to expose the Tuner Pins. Or flip the board over to access the back side of access to the pins.
18. IF p 17. IF n 16. IF AGC 15. Reset 14. 3.3V_TU 14 3 3V TU 13. 1.26V_TU 12. GND 11. CVBS 10. NC 9. SIF 8. NC 7. SDA 6. SCL 5. NC 4. NC 3. 5V_TU 2. NC 1. NC
Check f Tuner B+: C for +5V_TU Pin 3 (provided by IC507 pin 8) 1.2V_DE Pin 13 (provided by IC600 pin 1) +3.3V Pin 14 (provided by IC506 pin 2) Data only present during channel change on SDA/SCL. approx:. 4V p/p.
146
June 201 1
42PW350
Plasma
X1400 25Mhz
X1400 Runs only when set is on. (3D Formatter IC1400 Crystal)
X1400
X200 25MHZ
X200
1.67V
MAIN Board
Crystal Location
147
June 201 1
42PW350
Plasma
Cut Off
Cut Off
148
June 201 1
42PW350
Plasma
P501 Main Board Plug to Power Supply Voltages and Diode Check
P501 "Main" to P813 "SMPS" Pin 1_2 3-4 5-7 8 9-12 13-14 15 16 17 18
e a ac
Pin
front
Label
a
Run 17V Gnd 5.17V 4.02V Gnd 5.14V 3.28V 4.06V 3.28V 3 28V Gnd
Diode Check Open Gnd 1.18V 1.73V Gnd 1.07V 1.78V 1.04V 1.79V 1 79V Gnd
P501
17V
Gnd
a
5.1V
Error_Det Gnd
Auto_Gnd
a Note: The RL_On turns on +5V, 17V Error Det. and AC_DET. b Note: The M5-On command turns on M5V Va and Vs M5V, Vs. c Note: The Error Det line is not used in this model. d Note: If the AC Det line is Missing, Audio will Mute. e Note: Pin 18 is grounded on the Main. If opened, the power supply turns on automatically.
Diode Mode Check with the Board Disconnected. DVM in the Diode mode.
149
June 201 1
42PW350
Plasma
Audio Right out pin 6 and 9. Audio Left out pin 10 and 13. 17V Audio Amp Power: Right pins 8. Left pins 11. 3.3V 3 3V Low Voltage Signal Processing: Pins 21, 35 21 35. Audio Mute: Pins 23, control is AC_DET.
Right (-)
Left (-)
Diode Mode Check with the Board Disconnected. DVM in the Diode mode.
150
June 201 1
42PW350
Right (+)
Left (+)
Plasma
Diode Mode Readings taken with all connectors Disconnected. DVM in Diode Mode.
151
June 201 1
42PW350
Plasma
P1401 Main
Pin 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 3D-Sync TXD RXD
P1401
Waveforms Taken from P1401 pins 11 and 12, but there are actually 20 pins carrying video. y p y g Input Signal SMPT Color Bar. 20mV per/div.
Video Video Video Video CLK CLK Video Video Video Video Video Video
Video Video Video Video CLK CLK Video Video Video Video Video Video
Note2: The Control Board pins are reversed from the Main Board. Pin 1 is at the bottom of P106 connector. Use the table on the left. Note3: Use the VS DA Test Point and VS_DA external trigger to help lock the scope onto the video waveforms.
Disp_En
152
June 201 1
42PW350
Plasma
P1401
Pin 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 Label Run Diode Check Gnd Gnd Gnd TE1P 1.11V 1.25V TE1N 1.19V 1.25V TD1P 1.11V 1.38V TD1N 1.19V 1.37V Gnd Gnd Gnd RCLK1P 1.16V 1.25V RCLK1N 1.13V 1.25V Gnd Gnd Gnd TC1P 1.11V 1.25V TC1N 1.19V 1.25V TB1P 1.11V 1.38V TB1N 1.19V 1.37V TA1P 1.11V 1.38V TA1N 1.19V 1.37V Gnd Gnd Gnd n/c n/c n/c n/c n/c n/c n/c n/c n/c n/c n/c n/c SDA 3.3V OL _ 3.05V 1.0V DISP_EN SCL 3.3V OL PC_SER_DATA 3.31V OL PC_SER_CLK 3.31V OL Gnd Gnd Gnd * Pin 50 0V (No 3D) 1.65V (With 3D)
Diode Mode Check with the Board Disconnected. DVM in the Diode mode.
153
June 201 1
42PW350
Plasma
P1404 Main Board Motion Remote and 3D Transmitter Voltage and Diode Check
Voltage and Diode Mode Measurements for the Main Board Speaker Plug
P1404 "MAIN Board" To "Motion Remote Sensor" 0 oa d o ot o e ote Se so Pin 1 2 3 4 5 6 7 8 9 10 11 *12 Label 3.3V_Normal Gnd _ _ 3D_RF_RX 3D_RF_TX 3D_RFModule_Reset 3D_RFModule_DC 3D_RFModule_DD Gnd 3D_RF_GPIO_0 3D_RF_GPIO_1 3D_RF_GPIO_2 3D_L/R_Sync STBY 0V Gnd 0V 0V 0V 0V 0V Gnd 0V 0V 0V 0V Run 3.29V Gnd 3.29V 3.29V 3.1V 0.1V 0.1V Gnd 0V 0V/3.18V 0V 0V/1.59V *No 3D / With 3D Note: Pin 12 with 3D Sync 3.48V p/p 60 Hz square wave. RF Freq 3D Disable 60Hz 59.94Hz GPIO 0 (9) 0 1 0 GPIO 1 (10) 0 0 1 GPIO 2 (11) 0 0 0 Diode Check 0.49V Gnd 1.18V 1.17V 2.37V 1.32V 1.34V Gnd 1.26V 1.26V 1.26V Open
P1404 Pin
Diode Mode Check with the Board Disconnected. DVM in the Diode mode.
154
June 201 1
42PW350
Plasma
FRONT IR, POWER LED and SOFT TOUCH KEY PAD SECTION
The following section gives detailed information about the Front IR and Soft Touch Key Pad. These boards contains the Infrared Receiver, Intelligent Sensor and Power LEDs section. The Soft Touch Function Keys is actually a thin pad adhered to the front protective shield and actually underneath (as viewed from the rear) the Front IR Board. The Power LED is driven by LED_RED pin from the Micro IC101. Sent to the base of Q901 and then to P902 pin 4. Then sent to the Ft. IR board connector pin 5 P100. This board has no adjustments other than the Soft Touch Key board sensitivity from the Customers Menu. The Front Control Board (IR and Intelligent Sensor) receives its operational B+ from t e a the Main Board. 3 3 _S P100 p 10 from t e Main Board. This voltage is ge e ated oa d 3.3V ST 00 pin 0 o the a oa d s o tage s generated on the Main Board by the 3.3V_ST Regulator (IC500) The Intelligent Sensor IC communicate with the Main Board Microprocessor (IC101) via Clock and Data lines out P100 to P902 pins 7 and 8. The IR signal is routed back to the Main Board via pin 1. Also, the Soft Touch Key Pad is routed through out P100 to P902 pins 3 and 4.
155
June 201 1
42PW350
Plasma
IR Receiver
To gain access to the Front IR board, as viewed from the bottom of the TV, remove to two screws that hold the Front Right Speaker and pull the speaker out.
Screw
Screw
156
June 201 1
42PW350
Plasma
P100 "Front IR and Soft Touch Keys" to "Main" Board P902 Pin Label STBY Run Diode Check 1 IR 2.84V 2.7V OL 2 Gnd Gnd Gnd Gnd 3 Key1 3.3V 3.3V OL 4 Key2 3.3V 3.3V OL 5 LED_RED 3.25V 0V OL 6 Gnd Gnd Gnd Gnd 7 EYE_SCL 3.3V 3.3V OL 8 EYE_SDA EYE SDA 3.3V 3 3V 3.3V 3 3V OL 9 Gnd Gnd Gnd OL 10 3.3VST 3.3V 3.3V 2.3V 11 n/c n/c n/c OL 12 n/c / n/c / n/c / OL 13 Touch_Ver_Check 0.19V 0V 0.62V 14 n/c n/c n/c OL 15 n/c n/c n/c OL
P100
For Readings when any Key is touched, see Soft Key Pad Section For Key 1 and Key 2.
Diode Mode Readings taken with all connectors Disconnected. Black lead on Gnd. DVM in Diode Mode.
157
June 201 1
42PW350
Plasma
P100 (Key 1, Key 2) Resistance Reading with Soft Touch Key pressed. KEY Power CH (Dn) Input CH (Up) Pin 3 measured from Gnd 3.0M Ohms 1.9M Ohms 900K Ohms 205K Ohms KEY Enter Menu Volume (+) Volume (-) Pin 4 measured from Gnd 3.0M Ohms 1.9M Ohms 900K Ohms 205K Ohms
P100 Voltage Measurements with Soft Touch Key pressed. KEY Power CH (Dn) Input CH (Up) Pin 3 measured from Gnd 2.4V 1.6V 0.9V 0.2V KEY Enter Menu Volume (+) ( ) Volume (-) Pin 4 measured from Gnd 2.42V 1.6V 0.89V 0.2V
Pin 3 4
158
June 201 1
42PW350
Plasma
159
June 201 1
42PW350
Plasma
160
June 201 1
42PW350
Plasma
p/n: EBR72499601
Front View
RF Transmitter Receiver
161
June 201 1
42PW350
Plasma
Label 3.3V_Normal Gnd M_REMOTE_RX M_REMOTE_TX M_RFModule_Reset DC_Mremote DD_Mremote DD Mremote Gnd 3D_GPIO_0 3D_GPIO_1 3D_GPIO_2 3D Sync
GPIO 0 0 1 0 GPIO 1 0 0 1
Run 3.33V Gnd 3.29V 3.3V 3.3V 3.3V 3.3V 3 3V Gnd 0V 0V/3.18V 0V 0V/1.59V
Diode Check 0.49V Gnd 1.18V 1.17V 2.37V 1.32V 1.34V 1 34V Gnd 1.26V 1.26V 1.26V Open
Pin 12 w/3D
No Label
3.48V p/p 60 Hz
Diode Mode Readings taken with all connectors Disconnected. Black lead on Gnd. DVM in Diode Mode.
162
June 201 1
42PW350
Plasma
INVISIBLE SPEAKER SYSTEM SECTION Invisible Speaker System Overview (Full Range Speakers)
p/n: EAB62028901 The 50PZ950 contains the Invisible Speaker system. system The Full Range Speakers point downward, so there are no front viewable speaker grills or air ports. Installed Bottom View Anti Rattle Pad Anti Rattle Pad
Rear View
Speaker Connection
163
June 201 1
42PW350
Plasma
This section shows the Interconnect Diagram called the p 11X17 foldout thats available in the Paper and Adobe version of the Training Manual. Use the Adobe version to zoom in for easier reading reading. When Printing the Interconnect diagram, print from the Adobe Ad b version and print onto 11X17 size paper for b t i d i t t i f best results.
164
June 201 1
42PW350
Plasma
155V 5V
P813 "SMPS" to P500 "Main" Pin Label e Auto_Gnd b M_ON ad AC Det a RL_ON STBY_5V Gnd ac STBY Gnd 0V 0V 0V Run Gnd 3.28V 4.06V 3.28V No Load Diode 4.86V 0V 4.94V 0V 4.94V Gnd 4.94V 5.22V Gnd 17V Open Open 3.1V Open 2.53V Gnd 2.84V 2.13V Gnd 3.06V Note a: The RL_On command turns on the 17V, +5V, Error_Det and AC_DET. Note b: The M-On command turns on M5V, Va and Vs. Note c: The Error Det line is not used in this model. Note d: AC Det line is not used. Note e: Pin 18 is grounded on the Main. If opened, the power supply turn on automatically.
Z-SUS Signal
P2 "Z-SUS" to "Y-SUS" P206 Pin Label Run 1~4 ER_PASS 98V~102V OL 5 n/c n/c n/c 6~7 +Vs *200V OL 8 n/c n/c n/c 9~11 Gnd Gnd Gnd 12 M5V 5.06V 1.03V * Note: Varies according to Panel Label Connect Scope between Waveform TP J17 on Z board and Gnd. Use RMS information just to check for board activity.
0V VR401 Set-Dn
3~4 5
63VRMS
50V
100uSec
230V p/p
Error_Det 3.44V 4.02V a 0.46V 5.17V 5.1V Gnd a 17V Gnd 0V Gnd 17V
1_2
P7 "Z-SUS" to "SMPS" P811 Pin Label Run Diode Check 1~2 +Vs *200V OL 3~4 Gnd Gnd Gnd 5 +Va *55V OL 6 M5V 5.06V 1.03V * Note: Varies according to Panel Label
FS2 VA
DO NOT USE THIS TP FOR ADJUSTMENTS Waveform Taken from C213 Left Side with Y-DRIVES 116VRMS 100V 2mSec 485V p/p
FPC
P206
FG5V + C523 FG
F301 4A/250V
STBY 160V RUN 390V D602 Q802
D901
VS Supply
P2
P811
VS TP VA TP
D902
P7
Diode Check
7A/125V FS3 (M5V)
VR1 Vzbias
FS1/FS2: Diode Check OL: Connected or Disconnected FS3: Diode Check 0.76V: Connected 1.03V: Disconnected
P201
WITH NO Y-DRIVE (Board removed completely) 112VRMS 100V 2mSec 470V p/p
There are Chocolate pieces between the Y-SUS and the Panel. Be sure to return them to there correct location if they should fall off when removing the Y-SUS.
F302 2.5A/250V
Q601
D504 Q801
VA Supply
L602
VR901 VS Adj
Q501
VR502 VA Adj
P2 "Control" to P201 "Z-SUS Board" Pin Label Gnd SUSUP Gnd SUSDN n/c ZBIAS Gnd VZ_CON CTRL_OE Y-OE M5V (+15V) Run Gnd 0.22V Gnd 0.79V n/c 1.92V Gnd 3.25V Gnd 0.05V 5.06V 18.2V 1 2 3 4 5 6 7 8 Gnd OL Gnd OL OL OL Gnd OL OL OL 1.15V OL P201 "Z-SUS Board" to P2 "Control" Label (+15V) M5V Y-OE CTRL_OE VZ_CON Gnd ZBIAS n/c ZSUSDN Gnd ZSUSUP Gnd Run 18.2V 5.06V 0.05V Gnd 3.25V Gnd 1.92V n/c 0.79V Gnd 0.22V Gnd Diode Check 2.18V 1.03V OL Gnd OL Gnd OL OL OL Gnd OL Gnd
18V J1
P4
FS1 VS
Q602
All FGnd
P101
P203 FPC
P213
VR601 Set-Up
FG5V Diode Check reads 1.33V Board Connected or OL Disconnected Pins are reversed From Y-SUS
SMPS Test Unplug P813 to Main board. Use two (100W) light bulbs in series between Vs and Gnd to place a load on the SMPS. Apply AC, all voltage should run. See Auto Gen on the Control board to perform a Panel Test. If all supplies do not run when A/C is applied, disconnect P811 to isolate the excessive load.
D351
T901 L601
5V Supply
P101
See Waveform Above
Q355 D352
17V Supply
Q356
P702
F101 10A/250V
P813
9 10 11~12 13~15
5V J28
R1 Y-OE
The Z-SUS will run stand alone. Disconnect P2 to the Y-SUS. Disconnect P105 on CTL. Board. Jump 17V from the SMPS J2 (just left of P813) to Z-SUS J1 (just above P6) connector. Ground Y-OE Z-SUS (bottom R1). Output Waveform J17 (281V p/p).
Z-SUS Waveform
J17
P103
P3
P6
SC101
P102
1, 2 FG5V FL1
VR401 Set-Dn
T501
18V J55 M5V J13 OE J73
D506 18V Source P101 D502 -Vy Source 200V D503 VSC Source 146V
With the unit on, if D1 is not on, check 5V supply. If present replace the Control Board. If missing, see (To Test Power Supply)
FPC
P203
Bottom 2 Pins are VA 4~5
P204 P205
Q1400
P2
4.94V
P212
Scan
C213
3.3V
1.8V
IC101
VS_DA
L1 IC703
1.05V 1.05V
P105
IC22
D1
1.8V On
P106
3D Formatter
Serial Flash WP
E C
X1400 24Mhz
IC1402
Serial Flash
P501
IC1404
+1.0V
+5V in
L1402 IC1407
+1.8V
1 2 3
+3.3V_3D_A In (3)
IC1401
DDR
IC1406
2
P106
Pins are reversed from Y-SUS
T502
P211
SDA_3.3V_MOD S G SCL_3.3V_MOD
S G
3 1 2
IC702
3.31V
IC53
1 2 2 3
IC500
3 2 1
+3.3V_AVDD
+5V_ST In
3.3V_ST
5V_ST in (3)
IC502
IC504
2
17V in
+5V_ST_EN Switch
IC11 X1 25 MHz
P902
C B E
+1.26V_VDDC) Reg
Q501
D S C G
B E
Auto Gen
P1404
B
L502
FPC
P213 "Y-SUS" to "Y-Drive" P101 Pin 1-2 Label FGnd Run FGnd
FS501 18V Diode Check reads 0.85V Board Connected or 1.13V Disconnected
P107
P108
To Ft IR
P22 n/c
n/c Upgrades
LED_Red Driver
Q901
DDR
IC102
HDCP EEPROM
Q500
+5V_TU
Q501 CTL
EEPROM
L503 IC104
IC109
2
3 2 1
IC506
+3.3V
+5V in
IC507 D501
P202
3
IC501
+1.5V_DDR_IN
+5V_ST_EN In in
+5V in
IC1201
DDR
n/c
SUS_DN (FG) CLK STB OC1 DATA OC2 SUS_DN (FG)
n/c
FG 0.92V 2.24V 2.26V 0V 2.8V FG
P212 "Y-SUS" to "Y-Drive" P102 Pin 1-10 11-12 Label FGnd FG5V Run FGnd 5V
To Test Y-SUS 18V, FG5V & FG15V supplies. Disconnect all connectors. Jump M5V from SMPS to Y-SUS. (J35 bottom of the board is an easy TP). Ground J73 (OE) Ground the Y-SUS. Apply AC to SMPS. Check 18V, FG5V & FG15V supplies.
IC703 ( 9) 1.92V (1) 4.94V (10) 1.06V (2) 0V (11) 1.06V (3) Gnd (12) 1.06V (4) Gnd (13) 6.1V (5) Gnd (14) 4.96V (6) 0.83V (15) 3.31V (7) 0.61V (16) 5V (8) 0.52V
Note: IC53 (3.3V Regulator) routed to all X Boards * If the complaint is no video and shorting the points (AutoGen) causes video to appear suspect the Main board or LVDS cable. Note: LVDS Cable must be removed for Auto Gen to work.
IC103
HDMI CEC
Serial Flash
1 C
Q800
A2 A1
Hot Swap
B E
BUFFER OUTPUT DIODE CHECK 0.8V Red Lead on FGnd OL Black Lead on FGnd VPP DIODE CHECK 0.67V Red Lead on FGnd OL Black Lead on FGnd
Note: Screws on Y-Drive are Chassis Ground
Y-DRIVE CHECKS VSCAN DIODE CHECK 1.13V Red Lead on FGnd OL Black Lead on FGnd DATA DIODE CHECK 0.78V Red Lead on FGnd 2.1V Black Lead on FGnd
25
CLK, LE, OC1, OC2 DIODE CHECK 0.6VV Red Lead on FGnd OL Black Lead on FGnd
FPC
26 27 28 29 30
To P902 Main
Power LED
P100
A
P902 "MAIN" to "Front IR" Pin Label STBY 1 IR 2.84V 2 Gnd Gnd 3 Key1 3.3V 4 Key2 3.3V 5 LED_RED 3.25V 6 Gnd Gnd 7 EYE_SCL 3.3V 8 EYE_SDA 3.3V 9 Gnd Gnd 10 3.3VST 3.3V 11 n/c n/c 12 n/c n/c 13 Touch_Ver_Check 0.19V 14 n/c n/c 15 n/c n/c
Q806
A2 A1 C
EDID WP
C B E
NAND FLASH
IC505 L506
3 2 1
+2.5V_AVDD
+3.3V_AVDD
IC1101
IC600
+1.2V_DE
+3.3V in (3)
3 2 1
D805
B+ Routing
A1 C A2
EDID
IC700
Run 2.7V Gnd 3.3V 3.3V 0V Gnd 3.3V 3.3V Gnd 3.3V n/c n/c 0V n/c n/c
D801
Audio Amp
D804
Q103
IC802
C
TUNER TU1300
18. IF p 17. IF n 16. IF AGC 15. Reset 14. 3.3V 13. 1.26V 12. GND 11. CVBS 10. NC 9. SIF 8. NC 7. SDA 6. SCL 5. NC 4. NC 3. 5V 2. NC 1. NC
L703
L701 L700
Hot Swap
EDID
Hot Swap
L702
D803 Q805
C
A2
A1
IC801
EDID
Tuner SIF
E
IC900
RS232
EDID
Q1305
Tuner CVBS
IC901
P700
R-R+L-L+
Q900
B E
RS232 TX Buffer
P201
P206
P1404 on Main to Motion Remote 3D Sync pin 12 (3.48V p/p) 60Hz Pin 9 or 10 should be high to turn on 3D RF transmitter on Motion Remote board.
P205
P304
Q901
+1.2V_DE Pin Regulator [1] 3.3V (In) [2] 1.26V (Out) [3] Gnd
Q1400
IC801 Pin [1] [2] [3] [4] [5] [6] [7] [8] IC804 Pin [1] [2] [3] [4] [5] [6] [7] [8]
D801
3.3V_VST Pin Regulator [1] Gnd [2] 3.3V (Out) [3] 5.09V (In)
09/06/2011 Update
Page 1: Corrected Front Cover page: 1080P changed to 720P. Pages 10 and 11: Dropped Wireless Ready information. g pp y Pages 21~28: Added Power Off Status information. Page 29: Added EDID D/L information Page 91: Added waveform for Y-SUS waveform with no Y-Drives Page 165 Interconnect: Added waveform for Y-SUS waveform output with no Y-Drives. Moved 3D S ti i f t of Di M d Section in front f Disassembly S ti bl Section
Thank Y Th k You.
167
June 201 1
42PW350
Plasma