Sunteți pe pagina 1din 3

# 11/8/12

Share

More

Next Blog

Create Blog

## ASIC interview Question & Answer

A blog to collect the interview questions and answer for ASIC related positions

Showing posts with label PLL. Show all posts Wednesday, February 3, 2010

PLL related
What's PLL? A phase-locked loop (PLL) is an electronic circuit with a voltage- or current-driven oscillator that is constantly adjusted to match in phase (and thus locked on) the frequency of an input signal. PLLs are used for frequency control. They can be configured as frequency multipliers, dividers, demodulators, tracking generators or clock recovery circuits.

What does this do? The crystal generates a frequency of 10 MHz in our example. This frequency gets fed to the PD. The VCO output is zero right now so the PD output is high because the frequencies differ a lot. The PD output gets fed into the VCO and generates a frequency. This goes back to the PD and so on - eventually the VCO will lock onto the frequency of the crystal. And the output of the VCO will be 10 MHz. This is a basic PLL circuit. Now you ask where's the flexibility? What we have right now is equivalent to a crystal oscillator! Let's see.. We want an output of 20 Mhz for this example. What we do now is add a divide-by-two counter between the VCO output and the PD. This 'tricks' the PD into thinking our output frequency is only the half of what it really is- so it starts regulating the voltage to the VCO. Voila 20 MHz. If we used a programmable divider here we could change frequencies on the fly.

Labels
ASIC Flow (1)
asic-interv iew.blogspot.in/search/label/PLL 1/3

11/8/12

## ASIC interv iew Question & Answer: PLL

ASIC Gate (3) ASIC Logic (4) ASIC SystemVerilog (10) ASIC timing (2) ASIC Verification (1) C++ (2) Design Complier (1) M emory Interface (1) Networking (2) perl (9) PLL (1) Previous Interview Questions (1) PrimeTime (1) SVA (2) Verilog Interview Questions (6)

Blog Archive
2010 (49)
November (1) October (2) June (2) May (2) April (7) February (12) Previous Interview Questions Perl Hash examples C++ Class example Perl interview questions Part #7 Perl interview questions Part #6 Perl interview questions Part #5 Perl interview questions Part #4 Perl interview questions Part #3 Perl interview questions Part #2 Perl interview questions Part #1 Perl Script basic PLL related January (23)

Now we can multiply frequencies by integer values. But how can we multiply our frequency by fractional values or divide it? For example we want 10 Mhz x 3.5 for an output of 35 Mhz. This is done by adding another pre-divider [whats the correct term here?] between the crystal and the PD. In our example we could use a pre-divider of 2 and a divider of 7. Our output would be 10 Mhz / 2 * 7 = 35 MHz. This is our PLL in all its goodness:

The added loop filter is not required for general understanding. It's here for completeness. The loop filter is designed to match the characteristics required by the application of the PLL. For example, it determines how fast the signal frequency can change and still maintain lock. This is the maximum slewing rate. The narrower the loop filter bandwidth the smaller the achievable phase error. This comes at the expense of slower response and reduced capture range.
Posted by Roy Chan at 6:05 PM Labels: PLL No comments:

Visitor's counter

Visitor Counter

Roy Chan
asic-interv iew.blogspot.in/search/label/PLL

## ASIC interv iew Question & Answer: PLL

Specialties in ASIC Design and Verification from front-end to backend activities, including RTL coding, verification (testbench development, testcase generation and test regression), logic synthesis, static timing analysis, Place and route, power analysis, ECO and final tapeout process. Currently, I am still looking for a new career. View my complete profile

3M Interconnect Products
Connectors, Cables & Assemblies Check Avail. Distributor Inventory
www.3Mconnectors.com

Older Posts

## Search This Blog

Search

asic-interv iew.blogspot.in/search/label/PLL

3/3