Technical reference manual Transformer protection IED RET 670

Innovation

from

ABB

Technical reference manual

Transformer protection IED RET 670

About this manual

Document No: 1MRK 504 086-UEN Issued: March 2007 Product version: 1.1 Revision:

Copyright 2007 ABB. All rights reserved.

COPYRIGHT WE RESERVE ALL RIGHTS TO THIS DOCUMENT, EVEN IN THE EVENT THAT A PATENT IS ISSUED AND A DIFFERENT COMMERCIAL PROPRIETARY RIGHT IS REGISTERED. IMPROPER USE, IN PARTICULAR REPRODUCTION AND DISSEMINATION TO THIRD PARTIES, IS NOT PERMITTED. THIS DOCUMENT HAS BEEN CAREFULLY CHECKED. HOWEVER, IN CASE ANY ERRORS ARE DETECTED, THE READER IS KINDLY REQUESTED TO NOTIFY THE MANUFACTURER AT THE ADDRESS BELOW. THE DATA CONTAINED IN THIS MANUAL IS INTENDED SOLELY FOR THE CONCEPT OR PRODUCT DESCRIPTION AND IS NOT TO BE DEEMED TO BE A STATEMENT OF GUARANTEED PROPERTIES. IN THE INTERESTS OF OUR CUSTOMERS, WE CONSTANTLY SEEK TO ENSURE THAT OUR PRODUCTS ARE DEVELOPED TO THE LATEST TECHNOLOGICAL STANDARDS. AS A RESULT, IT IS POSSIBLE THAT THERE MAY BE SOME DIFFERENCES BETWEEN THE HW/SW PRODUCT AND THIS INFORMATION PRODUCT. Manufacturer:
ABB AB Substation Automation Products SE-721 59 Vsters Sweden Telephone: +46 (0) 21 34 20 00 Facsimile: +46 (0) 21 14 69 18 www.abb.com/substationautomation

Contents

Chapter
Chapter 1

Page
Introduction ..................................................................... 1
Introduction to the technical reference manual.................................... 2 About the complete set of manuals for an IED ............................... 2 About the technical reference manual ............................................ 3 Design of the Technical reference manual (TRM) .......................... 4 Introduction................................................................................ 4 Principle of operation................................................................. 4 Input and output signals ............................................................ 7 Function block ........................................................................... 7 Setting parameters .................................................................... 8 Technical data ........................................................................... 8 Intended audience .......................................................................... 8 General...................................................................................... 8 Requirements ............................................................................ 8 Related documents......................................................................... 9 Revision notes .............................................................................. 10

Chapter 2

Local human-machine interface .................................. 11

Human machine interface.................................................................. 12 Small size graphic HMI ...................................................................... 14 Introduction ................................................................................... 14 Design .......................................................................................... 14 Medium size graphic HMI .................................................................. 16 Introduction ................................................................................... 16 Design .......................................................................................... 16 Keypad............................................................................................... 20 LED.................................................................................................... 22 Introduction ................................................................................... 22 Status indication LEDs ................................................................. 22 Indication LEDs ............................................................................ 22 LHMI related functions....................................................................... 24 Introduction ................................................................................... 24 General setting parameters .......................................................... 24 Status indication LEDs ................................................................. 24 Design ..................................................................................... 24 Function block ......................................................................... 25 Input and output signals .......................................................... 25 Indication LEDs ............................................................................ 25 Introduction.............................................................................. 25 Design ..................................................................................... 26 Function block ......................................................................... 33 Input and output signals .......................................................... 33 Setting parameters .................................................................. 34

Contents

Chapter 3

Basic IED functions....................................................... 37

Analog inputs ..................................................................................... 38 Introduction ................................................................................... 38 Principle of operation .................................................................... 38 Function block............................................................................... 39 Output signals............................................................................... 41 Setting parameters ....................................................................... 43 Authorization ...................................................................................... 49 Authorization handling in the tool.................................................. 49 Authorization handling in the IED ................................................. 55 Self supervision with internal event list .............................................. 56 Introduction ................................................................................... 56 Principle of operation .................................................................... 56 Internal signals ........................................................................ 57 Run-time model ....................................................................... 59 Function block............................................................................... 61 Output signals............................................................................... 61 Setting parameters ....................................................................... 61 Technical data .............................................................................. 61 Time synchronization ......................................................................... 62 Introduction ................................................................................... 62 Principle of operation .................................................................... 62 General concepts .................................................................... 62 Real Time Clock (RTC) operation............................................ 63 Synchronization alternatives.................................................... 64 Function block............................................................................... 67 Output signals............................................................................... 67 Setting parameters ....................................................................... 67 Technical data .............................................................................. 70 Parameter setting groups .................................................................. 71 Introduction ................................................................................... 71 Principle of operation .................................................................... 71 Function block............................................................................... 72 Input and output signals................................................................ 73 Setting parameters ....................................................................... 73 Test mode functionality ...................................................................... 75 Introduction ................................................................................... 75 Principle of operation .................................................................... 75 Function block............................................................................... 76 Input and output signals................................................................ 77 Setting parameters ....................................................................... 77 IED identifiers .................................................................................... 78 Introduction ................................................................................... 78 Setting parameters ....................................................................... 78 Signal matrix for binary inputs (SMBI) ............................................... 79 Introduction ................................................................................... 79 Principle of operation .................................................................... 79 Function block............................................................................... 79 Input and output signals................................................................ 79 Signal matrix for binary outputs (SMBO) ........................................... 81 Introduction ................................................................................... 81

Contents

Principle of operation .................................................................... 81 Function block .............................................................................. 81 Input and output signals ............................................................... 81 Signal matrix for mA inputs (SMMI) ................................................... 83 Introduction ................................................................................... 83 Principle of operation .................................................................... 83 Function block .............................................................................. 83 Input and output signals ............................................................... 83 Signal matrix for analog inputs (SMAI) .............................................. 84 Introduction ................................................................................... 84 Principle of operation .................................................................... 84 Function block .............................................................................. 84 Input and output signals ............................................................... 85 Setting parameters ....................................................................... 86 Summation block 3 phase (SUM3Ph)................................................ 88 Introduction ................................................................................... 88 Principle of operation .................................................................... 88 Function block .............................................................................. 88 Input and output signals ............................................................... 88 Setting parameters ....................................................................... 89 Authority status (AUTS) ..................................................................... 90 Introduction ................................................................................... 90 Principle of operation .................................................................... 90 Function block .............................................................................. 90 Output signals............................................................................... 90 Setting parameters ....................................................................... 90 Goose binary receive......................................................................... 91 Function block .............................................................................. 91 Input and output signals ............................................................... 92 Setting parameters ....................................................................... 93

Chapter 4

Differential protection ................................................... 95

Transformer differential protection (PDIF, 87T) ................................. 96 Introduction ................................................................................... 96 Principle of operation .................................................................... 98 Function calculation principles................................................. 99 Logic diagram ........................................................................ 119 Function block ............................................................................ 125 Input and output signals ............................................................. 126 Setting parameters ..................................................................... 129 Technical data ............................................................................ 135 Restricted earth fault protection (PDIF, 87N)................................... 136 Introduction ................................................................................. 136 Principle of operation .................................................................. 136 Fundamental principles of the restricted earth fault protection (REF) .......................................... 136 REF as a differential protection ............................................. 139 Calculation of differential current and bias current ................ 140 Detection of external earth faults........................................... 141 Algorithm of the restricted earth fault protection (REF) ......... 143

Contents

Function block............................................................................. 144 Input and output signals.............................................................. 144 Setting parameters ..................................................................... 145 Technical data ............................................................................ 145 High impedance differential protection (PDIF, 87) ........................... 146 Introduction ................................................................................. 146 Principle of operation .................................................................. 146 Logic diagram ........................................................................ 146 Function block............................................................................. 147 Input and output signals.............................................................. 147 Setting parameters ..................................................................... 148 Technical data ............................................................................ 148

Chapter 5

Impedance protection ................................................. 149

Distance measuring zones, quadrilateral characteristic (PDIS, 21). 150 Introduction ................................................................................. 150 Principle of operation .................................................................. 151 Full scheme measurement .................................................... 151 Impedance characteristic....................................................... 151 Minimum operating current .................................................... 155 Measuring principles.............................................................. 156 Directional lines ..................................................................... 158 Simplified logic diagrams ....................................................... 160 Function block............................................................................. 164 Input and output signals.............................................................. 165 Setting parameters ..................................................................... 166 Technical data ............................................................................ 167 Full-scheme distance measuring, Mho characteristic, PDIS 21....... 168 Introduction ................................................................................. 168 Principle of operation .................................................................. 168 Full scheme measurement .................................................... 168 Impedance characteristic....................................................... 168 Basic operation characteristics .............................................. 169 Theory for operation .............................................................. 171 Function block............................................................................. 184 Input and output signals.............................................................. 185 Setting parameters ..................................................................... 186 Technical data ............................................................................ 188 Mho impedance supervision logic.................................................... 189 Introduction ................................................................................. 189 Principle of operation .................................................................. 189 Fault inception detection........................................................ 189 Function block............................................................................. 190 Input and output signals.............................................................. 191 Setting parameters ..................................................................... 191 Phase selection with load encroachment (PDIS, 21)....................... 193 Introduction ................................................................................. 193 Principle of operation .................................................................. 193 Phase-to-earth fault ............................................................... 195 Phase-to-phase fault ............................................................. 197

Contents

Three phase faults................................................................. 198 Load encroachment............................................................... 199 Minimum operate currents..................................................... 202 Simplified logic diagrams....................................................... 202 Function block ............................................................................ 207 Input and output signals ............................................................. 207 Setting parameters ..................................................................... 208 Technical data ............................................................................ 209 Full scheme distance protection, quadrilateral for Mho ................... 210 Introduction ................................................................................. 210 Principle of operation .................................................................. 210 Full scheme measurement .................................................... 210 Impedance characteristic....................................................... 211 Minimum operating current.................................................... 213 Measuring principles.............................................................. 213 Directional lines ..................................................................... 216 Simplified logic diagrams....................................................... 218 Function block ............................................................................ 221 Input and output signals ............................................................. 221 Setting parameters ..................................................................... 222 Technical data ............................................................................ 222 Faulty phase identification with load enchroachment (PDIS, 21) .... 224 Introduction ................................................................................. 224 Principle of operation .................................................................. 224 The phase selection function................................................. 224 Function block ............................................................................ 236 Input and output signals ............................................................. 236 Setting parameters ..................................................................... 237 Technical data ............................................................................ 238 Directional impedance Mho (RDIR) ................................................. 239 Introduction ................................................................................. 239 Principle of operation .................................................................. 239 Directional impedance element for mho characteristic, ZDM 239 Additional distance protection directional function for earth faults, ZDA .............................................................. 242 Function block ............................................................................ 244 Input and output signals ............................................................. 245 Setting parameters ..................................................................... 246 Power swing detection (RPSB, 78).................................................. 248 Introduction ................................................................................. 248 Principle of operation .................................................................. 248 Resistive reach in forward direction....................................... 250 Resistive reach in reverse direction....................................... 250 Reactive reach in forward and reverse direction ................... 251 Basic detection logic.............................................................. 251 Operating and inhibit conditions ............................................ 253 Function block ............................................................................ 254 Input and output signals ............................................................. 254 Setting parameters ..................................................................... 255 Technical data ............................................................................ 256 Power swing logic (RPSL, 78) ......................................................... 257 Introduction ................................................................................. 257 Principle of operation .................................................................. 257

Contents

Communication and tripping logic.......................................... 257 Blocking logic......................................................................... 258 Function block............................................................................. 260 Input and output signals.............................................................. 260 Setting parameters ..................................................................... 261 Technical data ............................................................................ 261

Chapter 6

Current protection ....................................................... 263

Instantaneous phase overcurrent protection (PIOC, 50) ................. 264 Introduction ................................................................................. 264 Principle of operation .................................................................. 264 Function block............................................................................. 264 Input and output signals.............................................................. 265 Setting parameters ..................................................................... 265 Technical data ............................................................................ 266 Four step phase overcurrent protection (PTOC, 51_67).................. 267 Introduction ................................................................................. 267 Principle of operation .................................................................. 267 Function block............................................................................. 271 Input and output signals.............................................................. 272 Setting parameters ..................................................................... 273 Technical data ............................................................................ 280 Instantaneous residual overcurrent protection (PIOC, 50N) ............ 282 Introduction ................................................................................. 282 Principle of operation .................................................................. 282 Function block............................................................................. 283 Input and output signals.............................................................. 283 Setting parameters ..................................................................... 283 Technical data ............................................................................ 284 Four step residual overcurrent protection (PTOC, 51N/67N)........... 285 Introduction ................................................................................. 285 Principle of operation .................................................................. 285 Operating quantity within the function ................................... 285 Internal polarizing facility of the function................................ 286 External polarizing facility for EF function.............................. 288 Base quantities within the function ........................................ 288 Internal EF function structure ................................................ 288 Four residual overcurrent stages ........................................... 289 Directional supervision element with integrated directional comparision stage ............................. 290 Second harmonic blocking element....................................... 292 Switch on to fault feature ....................................................... 294 Function block............................................................................. 299 Input and output signals.............................................................. 299 Setting parameters ..................................................................... 300 Technical data ............................................................................ 308 Sensitive directional residual overcurrent and power protection (PSDE, 67N) ....................................................... 309 Introduction ................................................................................. 309 Principle of operation .................................................................. 310

Contents

Introduction............................................................................ 310 Function block ............................................................................ 317 Input and output signals ............................................................. 317 Setting parameters ..................................................................... 320 Technical data ............................................................................ 324 Thermal overload protection, two time constants (PTTR, 49) ......... 326 Introduction ................................................................................. 326 Principle of operation .................................................................. 326 Function block ............................................................................ 330 Input and output signals ............................................................. 330 Setting parameters ..................................................................... 331 Technical data ............................................................................ 332 Breaker failure protection (RBRF, 50BF)......................................... 333 Introduction ................................................................................. 333 Principle of operation .................................................................. 333 Function block ............................................................................ 336 Input and output signals ............................................................. 337 Setting parameters ..................................................................... 337 Technical data ............................................................................ 338 Pole discordance protection (RPLD, 52PD) .................................... 339 Introduction ................................................................................. 339 Principle of operation .................................................................. 339 Pole discordance signalling from circuit breaker ................... 342 Unsymmetrical current detection ........................................... 342 Function block ............................................................................ 342 Input and output signals ............................................................. 343 Setting parameters ..................................................................... 343 Technical data ............................................................................ 344 Directional underpower protection (PDUP, 32)................................ 345 Introduction ................................................................................. 345 Principle of operation .................................................................. 346 Low pass filtering................................................................... 348 Calibration of analog inputs ................................................... 348 Function block ............................................................................ 350 Input and output signals ............................................................. 350 Setting parameters ..................................................................... 351 Technical data ............................................................................ 352 Directional overpower protection (PDOP, 32).................................. 353 Introduction ................................................................................. 353 Principle of operation .................................................................. 354 Low pass filtering................................................................... 356 Calibration of analog inputs ................................................... 356 Function block ............................................................................ 358 Input and output signals ............................................................. 358 Setting parameters ..................................................................... 359 Technical data ............................................................................ 360 Broken conductor check (PTOC, 46)............................................... 361 Introduction ................................................................................. 361 Principle of operation .................................................................. 361 Function block ............................................................................ 362 Input and output signals ............................................................. 362 Setting parameters ..................................................................... 363 Technical data ............................................................................ 363

Contents

Chapter 7

Voltage protection ....................................................... 365

Two step undervoltage protection (PTUV, 27)................................. 366 Introduction ................................................................................. 366 Principle of operation .................................................................. 366 Measurement principle .......................................................... 367 Time delay ............................................................................. 367 Blocking ................................................................................. 370 Design ................................................................................... 372 Function block............................................................................. 374 Input and output signals.............................................................. 374 Setting parameters ..................................................................... 375 Technical data ............................................................................ 378 Two step overvoltage protection (PTOV, 59)................................... 379 Introduction ................................................................................. 379 Principle of operation .................................................................. 379 Measurement principle .......................................................... 380 Time delay ............................................................................. 380 Blocking ................................................................................. 382 Design ................................................................................... 383 Function block............................................................................. 385 Input and output signals.............................................................. 385 Setting parameters ..................................................................... 386 Technical data ............................................................................ 389 Two step residual overvoltage protection (PTOV, 59N)................... 390 Introduction ................................................................................. 390 Principle of operation .................................................................. 390 Measurement principle .......................................................... 390 Time delay ............................................................................. 390 Blocking ................................................................................. 394 Design ................................................................................... 395 Function block............................................................................. 396 Input and output signals.............................................................. 396 Setting parameters ..................................................................... 397 Technical data ............................................................................ 399 Overexcitation protection (PVPH, 24) .............................................. 400 Introduction ................................................................................. 400 Principle of operation .................................................................. 400 Measured voltage .................................................................. 403 Operate time of the overexcitation protection. ....................... 403 Cooling .................................................................................. 407 OEX protection function measurands .................................... 407 Overexcitation alarm.............................................................. 408 Logic diagram ........................................................................ 409 Function block............................................................................. 410 Input and output signals.............................................................. 410 Setting parameters ..................................................................... 410 Technical data ............................................................................ 412 Voltage differential protection (PTOV, 60) ....................................... 413 Introduction ................................................................................. 413 Principle of operation .................................................................. 413 Function block............................................................................. 415

Contents

Input and output signals ............................................................. 415 Setting parameters ..................................................................... 416 Technical data ............................................................................ 417 Loss of voltage check (PTUV, 27) ................................................... 418 Introduction ................................................................................. 418 Principle of operation .................................................................. 418 Function block ............................................................................ 420 Input and output signals ............................................................. 420 Setting parameters ..................................................................... 420

Chapter 8

Frequency protection ................................................. 423

Underfrequency protection (PTUF, 81)............................................ 424 Introduction ................................................................................. 424 Principle of operation .................................................................. 424 Measurement principle .......................................................... 424 Time delay ............................................................................. 424 Voltage dependent time delay ............................................... 425 Blocking ................................................................................. 426 Design ................................................................................... 426 Function block ............................................................................ 427 Input and output signals ............................................................. 428 Setting parameters ..................................................................... 428 Technical data ............................................................................ 429 Overfrequency protection (PTOF, 81) ............................................. 430 Introduction ................................................................................. 430 Principle of operation .................................................................. 430 Measurement principle .......................................................... 430 Time delay ............................................................................. 430 Blocking ................................................................................. 431 Design ................................................................................... 431 Function block ............................................................................ 432 Input and output signals ............................................................. 432 Setting parameters ..................................................................... 432 Technical data ............................................................................ 433 Rate-of-change frequency protection (PFRC, 81) ........................... 434 Introduction ................................................................................. 434 Principle of operation .................................................................. 434 Measurement principle .......................................................... 434 Time delay ............................................................................. 435 Blocking ................................................................................. 435 Design ................................................................................... 435 Function block ............................................................................ 436 Input and output signals ............................................................. 437 Setting parameters ..................................................................... 437 Technical data ............................................................................ 438

Chapter 9

Multipurpose protection ............................................. 439

General current and voltage protection (GAPC).............................. 440

Contents

Introduction ................................................................................. 440 Inadvertent generator energization........................................ 440 Principle of operation .................................................................. 441 Measured quantities within the function................................. 441 Base quantities for GF function ............................................. 443 Built-in overcurrent protection steps ...................................... 444 Built-in undercurrent protection steps .................................... 449 Built-in overvoltage protection steps...................................... 450 Built-in undervoltage protection steps.................................... 450 Inadvertent generator energization........................................ 450 Logic diagram ........................................................................ 452 Function block............................................................................. 457 Input and output signals.............................................................. 458 Setting parameters ..................................................................... 460 Technical data ............................................................................ 469

Chapter 10 Secondary system supervision.................................. 473

Current circuit supervision (RDIF).................................................... 474 Introduction ................................................................................. 474 Principle of operation .................................................................. 474 Function block............................................................................. 476 Input and output signals.............................................................. 476 Setting parameters ..................................................................... 477 Technical data ............................................................................ 477 Fuse failure supervision (RFUF) ...................................................... 478 Introduction ................................................................................. 478 Principle of operation .................................................................. 478 Zero sequence ...................................................................... 478 Negative sequence ................................................................ 482 du/dt and di/dt ........................................................................ 482 Operation modes ................................................................... 483 Dead line detection ................................................................ 483 Function block............................................................................. 484 Input and output signals.............................................................. 484 Setting parameters ..................................................................... 485 Technical data ............................................................................ 486

Chapter 11 Control.......................................................................... 487

Synchronizing, synchrocheck and energizing check (RSYN, 25) .... 488 Introduction ................................................................................. 488 Principle of operation .................................................................. 488 Basic functionality .................................................................. 488 Logic diagrams ...................................................................... 489 Function block............................................................................. 498 Input and output signals.............................................................. 499 Setting parameters ..................................................................... 502 Technical data ............................................................................ 504 Apparatus control (APC) .................................................................. 506

Contents

Introduction ................................................................................. 506 Bay control (QCBAY).................................................................. 506 Introduction............................................................................ 506 Principle of operation............................................................. 506 Function block ....................................................................... 507 Input and output signals ........................................................ 508 Setting parameters ................................................................ 508 Local/Remote switch (LocalRemote, LocRemControl) ............... 508 Introduction............................................................................ 508 Principle of operation............................................................. 508 Function block ....................................................................... 510 Input and output signals ........................................................ 510 Setting parameters ................................................................ 511 Switch controller (SCSWI) .......................................................... 512 Introduction............................................................................ 512 Principle of operation............................................................. 512 Function block ....................................................................... 518 Input and output signals ........................................................ 518 Setting parameters ................................................................ 519 Circuit breaker (SXCBR)............................................................. 520 Introduction............................................................................ 520 Principle of operation............................................................. 520 Function block ....................................................................... 524 Input and output signals ........................................................ 525 Setting parameters ................................................................ 526 Circuit switch (SXSWI)................................................................ 526 Introduction............................................................................ 526 Principle of operation............................................................. 526 Function block ....................................................................... 531 Input and output signals ........................................................ 531 Setting parameters ................................................................ 532 Bay reserve (QCRSV) ................................................................ 532 Introduction............................................................................ 532 Principle of operation............................................................. 532 Function block ....................................................................... 535 Input and output signals ........................................................ 535 Setting parameters ................................................................ 536 Reservation input (RESIN) ......................................................... 536 Introduction............................................................................ 536 Principle of operation............................................................. 537 Function block ....................................................................... 538 Input and output signals ........................................................ 538 Setting parameters ................................................................ 539 Interlocking ...................................................................................... 540 Introduction ................................................................................. 540 Principle of operation .................................................................. 540 Logical node for interlocking (SCILO)......................................... 543 Introduction............................................................................ 543 Principle of operation............................................................. 543 Function block ....................................................................... 544 Input and output signals ........................................................ 544 Interlocking for line bay (ABC_LINE) .......................................... 545 Introduction............................................................................ 545

Contents

Function block ....................................................................... 546 Logic diagram ........................................................................ 547 Input and output signals ........................................................ 552 Interlocking for bus-coupler bay (ABC_BC)................................ 554 Introduction ............................................................................ 554 Function block ....................................................................... 556 Logic diagram ........................................................................ 557 Input and output signals ........................................................ 562 Interlocking for transformer bay (AB_TRAFO)............................ 564 Introduction ............................................................................ 564 Function block ....................................................................... 565 Logic diagram ........................................................................ 566 Input and output signals ........................................................ 569 Interlocking for bus-section breaker (A1A2_BS)......................... 571 Function block ....................................................................... 571 Logic diagram ........................................................................ 572 Input and output signals ........................................................ 573 Interlocking for bus-section disconnector (A1A2_DC) ................ 575 Introduction ............................................................................ 575 Function block ....................................................................... 576 Logic diagram ........................................................................ 577 Input and output signals ........................................................ 578 Interlocking for busbar earthing switch (BB_ES) ........................ 579 Introduction ............................................................................ 579 Function block ....................................................................... 579 Logic diagram ........................................................................ 580 Input and output signals ........................................................ 580 Interlocking for double CB bay (DB) ........................................... 580 Introduction ............................................................................ 580 Function block ....................................................................... 582 Logic diagrams ...................................................................... 584 Input and output signals ....................................................... 590 Interlocking for 1 1/2 CB diameter (BH)...................................... 593 Introduction ............................................................................ 593 Function blocks...................................................................... 595 Logic diagrams ...................................................................... 598 Input and output signals ........................................................ 605 Horizontal communication via GOOSE for interlocking .............. 610 Function block ....................................................................... 610 Input and output signals ........................................................ 611 Setting parameters ................................................................ 612 Voltage control (VCTR).................................................................... 613 Introduction ................................................................................. 613 Principle of operation .................................................................. 614 Automatic tap changer control (ATCC)....................................... 614 Introduction ............................................................................ 614 Principle of operation ............................................................. 614 Tap Changer (YLTC) .................................................................. 626 Introduction ............................................................................ 626 Principle of operation ............................................................. 626 Connection between ATCC and YLTC ....................................... 630 Function block............................................................................. 634 Input and output signals.............................................................. 638

Contents

Setting parameters ..................................................................... 644 Technical data ............................................................................ 649 Logic rotating switch for function selection and LHMI presentation (SLGGIO) ................................................... 651 Introduction ................................................................................. 651 Principle of operation .................................................................. 651 Functionality and behaviour .................................................. 652 Graphical display ................................................................... 653 Function block ............................................................................ 655 Input and output signals ............................................................. 657 Setting parameters ..................................................................... 658 Selector mini switch (VSGGIO) ....................................................... 659 Introduction ................................................................................. 659 Principle of operation .................................................................. 659 Function block ............................................................................ 660 Input and output signals ............................................................. 660 Setting parameters ..................................................................... 661 Single point generic control 8 signals (SPC8GGIO) ........................ 662 Introduction ................................................................................. 662 Principle of operation .................................................................. 662 Function block ............................................................................ 662 Input and output signals ............................................................. 663

Chapter 12 Scheme communication............................................. 665

Scheme communication logic for residual overcurrent protection (PSCH, 85)................................ 666 Introduction ................................................................................. 666 Principle of operation .................................................................. 666 Blocking scheme ................................................................... 667 Permissive under/overreach scheme .................................... 667 Unblocking scheme ............................................................... 668 Function block ............................................................................ 670 Input and output signals ............................................................. 670 Setting parameters ..................................................................... 671 Technical data ............................................................................ 671 Current reversal and weak-end infeed logic for residual overcurrent protection (PSCH, 85)................................ 672 Introduction ................................................................................. 672 Principle of operation .................................................................. 672 Directional comparison logic function .................................... 672 Fault current reversal logic .................................................... 673 Weak and infeed logic ........................................................... 673 Function block ............................................................................ 674 Input and output signals ............................................................. 675 Setting parameters ..................................................................... 675 Technical data ............................................................................ 676

Chapter 13 Logic............................................................................. 677

Contents

Tripping logic (PTRC, 94) ................................................................ 678 Introduction ................................................................................. 678 Principle of operation .................................................................. 678 Logic diagram ........................................................................ 679 Function block............................................................................. 684 Input and output signals.............................................................. 684 Setting parameters ..................................................................... 685 Technical data ............................................................................ 685 Trip matrix logic (GGIO)................................................................... 686 Introduction ................................................................................. 686 Principle of operation .................................................................. 686 Function block............................................................................. 688 Input and output signals.............................................................. 688 Setting parameters ..................................................................... 690 Configurable logic blocks (LLD) ....................................................... 691 Introduction ................................................................................. 691 Inverter function block (INV) ....................................................... 691 OR function block (OR)............................................................... 691 AND function block (AND) .......................................................... 692 Timer function block (Timer) ....................................................... 693 Pulse timer function block (PULSE)............................................ 693 Exclusive OR function block (XOR) ............................................ 694 Set-reset with memory function block (SRM) ............................. 694 Controllable gate function block (GT) ......................................... 695 Settable timer function block (TS)............................................... 696 Technical data ............................................................................ 697 Fixed signal function block (FIXD) ................................................... 698 Introduction ................................................................................. 698 Principle of operation .................................................................. 698 Function block............................................................................. 698 Input and output signals.............................................................. 699 Setting parameters ..................................................................... 699 Boolean 16 to Integer conversion B16I............................................ 700 Introduction ................................................................................. 700 Principle of operation ............................................................. 700 Function block ....................................................................... 700 Input and output signals ........................................................ 701 Setting parameters ................................................................ 701 Boolean 16 to Integer conversion with logic node representation (B16IGGIO)...................................................................................... 702 Introduction ................................................................................. 702 Principle of operation .................................................................. 702 Function block............................................................................. 702 Input and output signals.............................................................. 703 Setting parameters ..................................................................... 703 Integer to Boolean 16 conversion (IB16) ......................................... 704 Introduction ................................................................................. 704 Principle of operation .................................................................. 704 Function block............................................................................. 704 Input and output signals.............................................................. 704 Setting parameters ..................................................................... 705 Integer to Boolean 16 conversion with logic node representation (IB16GGIO)...................................................................................... 706

Contents

Introduction ................................................................................. 706 Function block ............................................................................ 706 Input and output signals ............................................................. 706 Setting parameters ..................................................................... 707

Chapter 14 Monitoring.................................................................... 709

Measurements (MMXU)................................................................... 710 Introduction ................................................................................. 711 Principle of operation .................................................................. 712 Measurement supervision ..................................................... 712 Service values (MMXU, SVR) ............................................... 717 Current Phasors (MMXU, CP) ............................................... 722 Voltage phasors (MMXU, VN and VP) .................................. 723 Sequence quantities (MSQI, CSQ and VSQ) ........................ 723 Function block ............................................................................ 723 Input and output signals ............................................................. 725 Setting parameters ..................................................................... 728 Technical data ............................................................................ 745 Event counter (GGIO)...................................................................... 746 Introduction ................................................................................. 746 Principle of operation .................................................................. 746 Reporting ............................................................................... 746 Design ................................................................................... 746 Function block ............................................................................ 747 Input signals ............................................................................... 747 Setting parameters ..................................................................... 747 Technical data ............................................................................ 747 Event function (EV).......................................................................... 748 Introduction ................................................................................. 748 Principle of operation .................................................................. 748 Function block ............................................................................ 750 Input and output signals ............................................................. 750 Setting parameters ..................................................................... 751 Measured value expander block...................................................... 754 Introduction ................................................................................. 754 Principle of operation .................................................................. 754 Function block ............................................................................ 755 Input and output signals ............................................................. 755 Disturbance report (RDRE).............................................................. 756 Introduction ................................................................................. 756 Principle of operation .................................................................. 756 Function block ............................................................................ 764 Input and output signals ............................................................. 766 Setting parameters ..................................................................... 768 Technical data ............................................................................ 780 Event list (RDRE)............................................................................. 782 Introduction ................................................................................. 782 Principle of operation .................................................................. 782 Function block ............................................................................ 782 Input signals ............................................................................... 782

Contents

Technical data ............................................................................ 783 Indications (RDRE) .......................................................................... 784 Introduction ................................................................................. 784 Principle of operation .................................................................. 784 Function block............................................................................. 785 Input signals................................................................................ 785 Technical data ............................................................................ 785 Event recorder (RDRE).................................................................... 786 Introduction ................................................................................. 786 Principle of operation .................................................................. 786 Function block............................................................................. 786 Input signals................................................................................ 786 Technical data ............................................................................ 787 Trip value recorder (RDRE) ............................................................. 788 Introduction ................................................................................. 788 Principle of operation .................................................................. 788 Function block............................................................................. 788 Input signals................................................................................ 789 Technical data ............................................................................ 789 Disturbance recorder (RDRE).......................................................... 790 Introduction ................................................................................. 790 Principle of operation .................................................................. 790 Memory and storage.............................................................. 791 IEC 60870-5-103 ................................................................... 792 Function block............................................................................. 792 Input and output signals.............................................................. 792 Setting parameters ..................................................................... 793 Technical data ............................................................................ 793

Chapter 15 Metering ....................................................................... 795

Pulse counter logic (GGIO).............................................................. 796 Introduction ................................................................................. 796 Principle of operation .................................................................. 796 Function block............................................................................. 798 Input and output signals.............................................................. 798 Setting parameters ..................................................................... 799 Technical data ............................................................................ 799 Energy metering and demand handling (MMTR)............................. 800 Introduction ................................................................................. 800 Principle of operation .................................................................. 800 Function block............................................................................. 801 Input and output signals.............................................................. 801 Setting parameters ..................................................................... 802

Chapter 16 Station communication............................................... 805

Overview .......................................................................................... 806 IEC 61850-8-1 communication protocol........................................... 807 Generic single point function block (SPGGIO) ........................... 807

Contents

Introduction............................................................................ 807 Principle of operation............................................................. 807 Function block ....................................................................... 807 Input and output signals ........................................................ 808 Setting parameters ................................................................ 809 Generic double point function block (DPGGIO).......................... 809 Introduction............................................................................ 809 Principle of operation............................................................. 809 Function block ....................................................................... 810 Input and output signals ........................................................ 810 Setting parameters ................................................................ 810 Generic measured values function block (MVGGIO).................. 810 Introduction............................................................................ 810 Principle of operation............................................................. 810 Function block ....................................................................... 810 Input and output signals ........................................................ 811 Setting parameters ................................................................ 811 Setting parameters ..................................................................... 812 Technical data ............................................................................ 812 LON communication protocol .......................................................... 813 Introduction ................................................................................. 813 Principle of operation .................................................................. 813 Setting parameters ..................................................................... 830 Technical data ............................................................................ 830 SPA communication protocol........................................................... 831 Introduction ................................................................................. 831 Principle of operation .................................................................. 831 Communication ports............................................................. 839 Design ........................................................................................ 840 Setting parameters ..................................................................... 840 Technical data ............................................................................ 841 IEC 60870-5-103 communication protocol ...................................... 842 Introduction ................................................................................. 842 Principle of operation .................................................................. 842 General.................................................................................. 842 Communication ports............................................................. 852 Function block ............................................................................ 852 Input and output signals ............................................................. 855 Setting parameters ..................................................................... 860 Technical data ............................................................................ 863 Automation bits (AUBI) .................................................................... 864 Introduction ................................................................................. 864 Principle of operation .................................................................. 864 Function block ............................................................................ 865 Input and output signals ............................................................. 865 Setting parameters ..................................................................... 867 Single command, 16 signals (CD) ................................................... 879 Introduction ................................................................................. 879 Principle of operation .................................................................. 879 Function block ............................................................................ 879 Input and output signals ............................................................. 880 Setting parameters ..................................................................... 880 Multiple command (CM) and Multiple transmit (MT)........................ 881

Contents

Introduction ................................................................................. 881 Principle of operation .................................................................. 881 Design......................................................................................... 881 General .................................................................................. 881 Function block............................................................................. 882 Input and output signals.............................................................. 882 Setting parameters ..................................................................... 884

Chapter 17 Remote communication.............................................. 885

Binary signal transfer to remote end ................................................ 886 Introduction ................................................................................. 886 Principle of operation .................................................................. 886 Function block............................................................................. 887 Input and output signals.............................................................. 889 Setting parameters ..................................................................... 890

Chapter 18 Hardware ...................................................................... 895

Overview .......................................................................................... 896 Variants of case- and HMI display size....................................... 896 Case from the rear side .............................................................. 899 Hardware modules........................................................................... 904 Overview..................................................................................... 904 Combined backplane module (CBM).......................................... 905 Introduction ............................................................................ 905 Functionality .......................................................................... 905 Design ................................................................................... 905 Universal backplane module (UBM) ........................................... 907 Introduction ............................................................................ 907 Functionality .......................................................................... 907 Design ................................................................................... 907 Power supply module (PSM) ...................................................... 910 Introduction ............................................................................ 910 Design ................................................................................... 910 Technical data ....................................................................... 910 Numeric processing module (NUM)............................................ 911 Introduction ............................................................................ 911 Functionality .......................................................................... 911 Block diagram ........................................................................ 912 Local human-machine interface (LHMI)...................................... 912 Transformer input module (TRM) ............................................... 913 Introduction ............................................................................ 913 Design ................................................................................... 913 Technical data ....................................................................... 913 Analog digital conversion module, with time synchronization (ADM) ............................................. 914 Introduction ............................................................................ 914 Design ................................................................................... 914 Binary input module (BIM) .......................................................... 916

Contents

Introduction............................................................................ 916 Design ................................................................................... 916 Technical data ....................................................................... 920 Binary output modules (BOM) .................................................... 920 Introduction............................................................................ 920 Design ................................................................................... 921 Technical data ....................................................................... 923 Static binary output module (SOM)............................................. 923 Introduction............................................................................ 923 Design ................................................................................... 923 Technical data ....................................................................... 925 Binary input/output module (IOM)............................................... 926 Introduction............................................................................ 926 Design ................................................................................... 926 Technical data ....................................................................... 929 Line data communication module (LDCM) ................................. 931 Introduction............................................................................ 931 Design ................................................................................... 931 Technical data ....................................................................... 932 Serial SPA/IEC 60870-5-103 and LON communication module (SLM) ................................................ 933 Introduction............................................................................ 933 Design ................................................................................... 933 Technical data ....................................................................... 935 Galvanic RS485 communication module.................................... 936 Introduction............................................................................ 936 Design ................................................................................... 936 Technical data ....................................................................... 938 Optical ethernet module (OEM) .................................................. 938 Introduction............................................................................ 938 Functionality .......................................................................... 938 Design ................................................................................... 938 Technical data ....................................................................... 939 mA input module (MIM) .............................................................. 939 Introduction............................................................................ 939 Design ................................................................................... 939 Technical data ....................................................................... 941 GPS time synchronization module (GSM) .................................. 941 Introduction............................................................................ 941 Design ................................................................................... 941 Technical data ....................................................................... 944 GPS antenna .............................................................................. 944 Introduction............................................................................ 944 Design ................................................................................... 944 Technical data ....................................................................... 946 IRIG-B time synchronization module IRIG-B .............................. 947 Introduction............................................................................ 947 Design ................................................................................... 947 Technical data ....................................................................... 948 Dimensions ...................................................................................... 949 Case without rear cover.............................................................. 949 Case with rear cover................................................................... 950 Flush mounting dimensions ........................................................ 951

Contents

Side-by-side flush mounting dimensions .................................... 952 Wall mounting dimensions.......................................................... 954 External resistor unit for high impedance differential protection . 955 Mounting alternatives....................................................................... 956 Flush mounting ........................................................................... 956 Overview................................................................................ 956 Mounting procedure for flush mounting ................................. 957 19 panel rack mounting ............................................................. 958 Overview................................................................................ 958 Mounting procedure for 19 panel rack mounting .................. 959 Wall mounting ............................................................................. 959 Overview................................................................................ 959 Mounting procedure for wall mounting................................... 960 How to reach the rear side of the IED.................................... 960 Side-by-side 19 rack mounting .................................................. 961 Overview................................................................................ 961 Mounting procedure for side-by-side rack mounting.............. 962 IED 670 mounted with a RHGS6 case .................................. 962 Side-by-side flush mounting ....................................................... 963 Overview................................................................................ 963 Mounting procedure for side-by-side flush mounting............. 964 Technical data ................................................................................. 965 Enclosure.................................................................................... 965 Connection system ..................................................................... 965 Influencing factors....................................................................... 966 Type tests according to standard................................................ 967

Chapter 19 Labels ........................................................................... 969

Different labels ................................................................................. 970

Chapter 20 Connection diagrams.................................................. 973 Chapter 21 Time inverse characteristics ...................................... 989
Application ....................................................................................... 990 Principle of operation ....................................................................... 994 Mode of operation....................................................................... 994 Inverse characteristics ................................................................... 1001

Chapter 22 Glossary ..................................................................... 1013

Glossary......................................................................................... 1014

About this chapter

Chapter 1 Introduction

Chapter 1 Introduction
About this chapter This chapter explains concepts and conventions used in this manual and provides information necessary to understand the contents of the manual.

Introduction to the technical reference manual

Chapter 1 Introduction

1
1.1

Introduction to the technical reference manual

About the complete set of manuals for an IED
The users manual (UM) is a complete set of five different manuals:

Application manual

Technical reference manual

Installation and commissioning manual

Operators manual

Engineering guide

en06000097.vsd

The Application Manual (AM) contains application descriptions, setting guidelines and setting parameters sorted per function. The application manual should be used to find out when and for what purpose a typical protection function could be used. The manual should also be used when calculating settings. The Technical Reference Manual (TRM) contains application and functionality descriptions and it lists function blocks, logic diagrams, input and output signals, setting parameters and technical data sorted per function. The technical reference manual should be used as a technical reference during the engineering phase, installation and commissioning phase, and during normal service. The Installation and Commissioning Manual (ICM) contains instructions on how to install and commission the protection IED. The manual can also be used as a reference during periodic testing. The manual covers procedures for mechanical and electrical installation, energizing and checking of external circuitry, setting and configuration as well as verifying settings and performing directional tests. The chapters are organized in the chronological order (indicated by chapter/section numbers) in which the protection IED should be installed and commissioned. The Operators Manual (OM) contains instructions on how to operate the protection IED during normal service once it has been commissioned. The operators manual can be used to find out how to handle disturbances or how to view calculated and measured network data in order to determine the cause of a fault. The IED 670 Engineering guide (EG) contains instructions on how to engineer the IED 670 products. The manual guides to use the different tool components for IED 670 engineering. It also guides how to handle the tool component available to read disturbance files from the IEDs on the basis of the IEC 61850 definitions. The third part is an introduction about the diagnostic tool components available for IED 670 products and the PCM 600 tool. The IEC 61850 Station Engineering guide contains descriptions of IEC 61850 station engineering and process signal routing. The manual presents the PCM 600 and CCT tool used for station engineering. It describes the IEC 61850 attribute editor and how to set up projects and communication.

Introduction to the technical reference manual

Chapter 1 Introduction

1.2

About the technical reference manual

The technical reference manual contains the following chapters: The chapter Local human-machine interface describes the control panel on the IED. Display characteristics, control keys and various local human-machine interface features are explained. The chapter Basic IED functions presents functions that are included in all IEDs regardless of the type of protection they are designed for. These are functions like Time synchronization, Self supervision with event list, Test mode and other functions of a general nature. The chapter Distance protection describes the functions for distance zones with their quadrilateral characteristics, phase selection with load encroachment, power swing detection and similar. The chapter Current protection describes functions such as overcurrent protection, breaker failure protection and pole discordance. The chapter Voltage protection describes functions like undervoltage and overvoltage protection as well as residual overvoltage protection. The chapter Frequency protection describes functions for overfrequency, underfrequency and rate of change of frequency. The chapter Multipurpose protection describes the general protection function for current and voltage. The chapter Secondary system supervision includes descriptions of functions like current based Current circuit supervision and Fuse failure supervision. The chapter Control describes the control functions. These are functions like the Synchronization and energizing check as well as several others which are product specific. The chapter Scheme communication describes among others functions related to current reversal and weak end infeed logic. The chapter Logic describes trip logic and related functions. The chapter Monitoring describes measurement related functions used to provide data regarding relevant quantities, events, faults and the like. The chapter Metering describes primarily Pulse counter logic. The chapter Station communication describes Ethernet based communication in general including the use of IEC61850, and horizontal communication via GOOSE. The chapter Remote communication describes binary and analog signal transfer, and the associated hardware. The chapter Hardware provides descriptions of the IED and its components. The chapter Connection diagrams provides terminal wiring diagrams and information regarding connections to and from the IED. The chapter Time inverse characteristics describes and explains inverse time delay, inverse time curves and their effects. The chapter Glossary is a list of terms, acronyms and abbreviations used in ABB technical documentation.

Introduction to the technical reference manual

Chapter 1 Introduction

1.3

Design of the Technical reference manual (TRM)

The description of each IED related function follows the same structure (where applicable). The different sections are outlined below.

1.3.1

Introduction Outlines the implementation of a particular protection function. Principle of operation Describes how the function works, presents a general background to algorithms and measurement techniques. Logic diagrams are used to illustrate functionality. Logic diagrams Logic diagrams describe the signal logic inside the function block and are bordered by dashed lines. Signal names Input and output logic signals consist of two groups of letters separated by two dashes. The first group consists of up to four letters and presents the abbreviated name for the corresponding function. The second group presents the functionality of the particular signal. According to this explanation, the meaning of the signal BLKTR in figure 4 is as follows: BLKTR informs the user that the signal will BLOCK the TRIP command from the under-voltage function, when its value is a logical one (1).

1.3.2

Input signals are always on the left hand side, and output signals on the right hand side. Settings are not displayed. Input and output signals In a logic diagram, input and output signal paths are shown as a lines that touch the outer border of the diagram. Input and output signals can be configured using the CAP531 tool. They can be connected to the inputs and outputs of other functions and to binary inputs and outputs. Examples of input signals are BLKTR, BLOCK and VTSU. Examples output signals are TRIP, START, STL1, STL2, STL3. Setting parameters Signals in frames with a shaded area on their right hand side represent setting parameter signals. These parameters can only be set via the PST or LHMI. Their values are high (1) only when the corresponding setting parameter is set to the symbolic value specified within the frame. Example is the signal Block TUV=Yes. Their logical values correspond automatically to the selected setting value. Internal signals Internal signals are illustrated graphically and end approximately. 2 mm from the frame edge. If an internal signal path cannot be drawn with a continuous line, the suffix -int is added to the signal name to indicate where the signal starts and continues, see figure 3.

Introduction to the technical reference manual

Chapter 1 Introduction

BLKTR TEST TEST & Block TUV=Yes BLOCK VTSU BLOCK-int. STUL1N BLOCK-int. STUL2N BLOCK-int. STUL3N & & >1 & t & TRIP START STL1 STL2 STL3 >1 BLOCK-int.

xx04000375.vsd

Figure 1:

Logic diagram example with -int signals

External signals Signal paths that extend beyond the logic diagram and continue in another diagram have the suffix -cont., see figure 2 and figure 3.

Introduction to the technical reference manual

Chapter 1 Introduction

>1 STCND & & & & & & >1

STZMPP-cont.

STNDL1L2-cont. STNDL2L3-cont. STNDL3L1-cont. STNDL1N-cont. STNDL2N-cont. STNDL3N-cont. STNDPE-cont.

1L1L2 1L2L3 1L3L1 1L1N 1L2N 1L3N

>1 1--VTSZ 1--BLOCK >1 & 1--STND BLK-cont.

xx04000376.vsd

Figure 2:

Logic diagram example with an outgoing -cont signal

Introduction to the technical reference manual

Chapter 1 Introduction

STNDL1N-cont. STNDL2N-cont. STNDL3N-cont. STNDL1L2-cont. STNDL2L3-cont. STNDL3L1-cont.

>1 & >1 & & & 15 ms t 15 ms t 15 ms t 15 ms t STL1 STL2 STL3 START

>1 >1

BLK-cont.
xx04000377.vsd

Figure 3: 1.3.3

Logic diagram example with an incoming -cont signal

Input and output signals Input and output signals are presented in two separate tables. Each table consists of two columns. The first column contains the name of the signal and the second column contains the description of the signal. Function block Each function block is illustrated graphically. Input signals are always on the left hand side, and output signals on the right hand side. Settings are not displayed. Special kinds of settings are sometimes available. These are supposed to be connected to constants in the configuration scheme, and are therefore depicted as inputs. Such signals will be found in the signal list but described in the settings table.

1.3.4

Introduction to the technical reference manual

Chapter 1 Introduction

CAP531 Name Inputs

U3P BLOCK BLKTR1 BLKST1 BLKTR2 BLKST2

IEC 61850 - 8 -1 Logical Node

TUV1PH2PUVM TRIP TR1 TR1L1 TR1L2 TR1L3 TR2 TR2L1 TR2L2 TR2L3 START ST1 ST1L1 ST1L2 ST1L3 ST2 ST2L1 ST2L2 ST2L3 en05000330.vsd

Outputs

Diagram Number

Figure 4: 1.3.5

Example of a function block

Setting parameters These are presented in tables and include all parameters associated with the function in question. Technical data The technical data section provides specific technical information about the function or hardware described.

1.3.6

1.4
1.4.1

Intended audience
General This manual addresses system engineers, installation and commissioning personnel, who use technical data during engineering, installation and commissioning, and in normal service. Requirements The system engineer must have a thorough knowledge of protection systems, protection equipment, protection functions and the configured functional logics in the protective devices. The installation and commissioning personnel must have a basic knowledge in the handling electronic equipment.

1.4.2

Introduction to the technical reference manual

Chapter 1 Introduction

1.5

Related documents
Documents related to RET 670 Operators manual Installation and commissioning manual Technical reference manual Application manual Buyers guide Connection diagram, Two winding transf. Single breaker arrangements Connection diagram, Two winding transf. Multi breaker arrangements Connection diagram, Three winding transf. Single breaker arrangements Connection diagram, Three winding transf. Multi breaker arrangements Configuration diagram A, Two winding transf. with single or double busbar but with a single breaker arr. on both sides (A30) Configuration diagram B, Two winding transf. in multi breaker arr. on one or both sides (A40) Configuration diagram C, Three winding transf. with single or double busbar but with a single breaker arr. on both sides (B30) Configuration diagram D, Three winding transf. in multi breaker arr. on one or both sides (B40) Configuration diagram E, Two or three winding transf., back-up protection package (A10) Configuration diagram F. Tap changer control package for two parallel transformers. (A25) Configuration diagram F. Tap changer control package for four parallel transformers. (A25) Setting example 1, 400/230 kV 500 MVA Transformer, YNyn connected Setting example 2, 132/230 kV 40 MVA Transformer, YNd1 connected Identity number 1MRK 504 087-UEN 1MRK 504 088-UEN 1MRK 504 086-UEN 1MRK 504 089-UEN 1MRK 504 091-BEN 1MRK 002 801-LA 1MRK 002 801-HA 1MRK 002 801-KA 1MRK 002 801-GA 1MRK 004 500-93 1MRK 004 500-94 1MRK 004 500-95 1MRK 004 500-96 1MRK 004 500-135 1MRK 004 500-140 1MRK 004 500-140 1MRK 504 083-WEN 1MRK 504 084-WEN

Connection and Installation components Test system, COMBITEST Accessories for IED 670 Getting started guide IED 670 SPA and LON signal list for IED 670, ver. 1.1 IEC 61850 Data objects list for IED 670, ver. 1.1 Generic IEC 61850 IED Connectivity package Protection and Control IED Manager PCM 600 Installation sheet Engineering guide IED 670 products

1MRK 013 003-BEN 1MRK 512 001-BEN 1MRK 514 012-BEN 1MRK 500 080-UEN 1MRK 500 083-WEN 1MRK 500 084-WEN 1KHA001027-UEN 1MRS755552 1MRK 511 179-UEN

Introduction to the technical reference manual

Chapter 1 Introduction

Latest versions of the described documentation can be found on www.abb.com/substationautomation

1.6

Revision notes
Revision Description First release

10

About this chapter

Chapter 2 Local human-machine interface

Chapter 2 Local human-machine interface

About this chapter This chapter describes the structure and use of the Local human machine interface (LHMI) or in other words, the control panel on the IED.

11

Human machine interface

Chapter 2 Local human-machine interface

Human machine interface

The local human machine interface is available in a small, and a medium sized model. The principle difference between the two is the size of the LCD. The small size LCD can display seven line of text and the medium size LCD can display the single line diagram with up to 15 objects on each page. Up to 12 SLD pages can be defined, depending on the product capability. The local human machine interface is equipped with an LCD that can display the single line diagram with up to 15 objects. The local human-machine interface is simple and easy to understand the whole front plate is divided into zones, each of them with a well-defined functionality: Status indication LEDs Alarm indication LEDs which consists of 15 LEDs (6 red and 9 yellow) with user printable label. All LEDs are configurable from the PCM 600 tool Liquid crystal display (LCD) Keypad with push buttons for control and navigation purposes, switch for selection between local and remote control and reset An isolated RJ45 communication port

Figure 5:

Small graphic HMI

12

Human machine interface

Chapter 2 Local human-machine interface

Figure 6:

Medium graphic HMI, 15 controllable objects

13

Small size graphic HMI

Chapter 2 Local human-machine interface

2
2.1

Small size graphic HMI

Introduction
The small sized HMI is available for 1/2, 3/4 and 1/1 x 19 case. The LCD on the small HMI measures 32 x 90 mm and displays 7 lines with up to 40 characters per line. The first line displays the product name and the last line displays date and time. The remaining 5 lines are dynamic. This LCD has no graphic display potential.

2.2

Design
The LHMI is identical for both the 1/2, 3/4 and 1/1 cases. The different parts of the small LHMI is shown in figure 8

14

Small size graphic HMI

Chapter 2 Local human-machine interface

en05000055.eps

1 2 3 4 5 6 7 8

Status indication LEDs LCD Indication LEDs Label Local/Remote LEDs RJ 45 port Communication indication LED Keypad

Figure 8:

Small graphic HMI

15

Medium size graphic HMI

Chapter 2 Local human-machine interface

3
3.1

Medium size graphic HMI

Introduction
The 1/2, 3/4 and 1/1 x 19 cases can be equipped with the medium size LCD. This is a fully graphical monochrome LCD which measures 120 x 90 mm. It has 28 lines with up to 40 characters per line. To display the single line diagram, this LCD is required.

3.2

Design
The different parts of the medium size LHMI is shown in figure 9The LHMI, exists in an IEC version and in an ANSI version. The difference is on the keypad operation buttons and the yellow LED designation.

16

Medium size graphic HMI

Chapter 2 Local human-machine interface

en05000056.eps

1 2 3 4 5 6 7 8

Status indication LEDs LCD Indication LEDs Label Local/Remote LEDs RJ45 port Communication indication LED Keypad

Figure 9:

Medium size graphic HMI

17

Keypad

Chapter 2 Local human-machine interface

Keypad
The keypad is used to monitor and operate the IED. The keypad has the same look and feel in all IEDs in the IED 670 series. LCD screens and other details may differ but the way the keys function is identical. The keypad is illustrated in figure 10.

Figure 10:

The HMI keypad.

The keys used to operate the IED are described below in table 1.
Table 1:
Key

HMI keys on the front of the IED

Function

This key closes (energizes) a breaker or disconnector.

This key opens a breaker or disconnector.

The help key brings up two submenus. Key operation and IED information.

This key is used to clear entries, It cancels commands and edits.

Opens the main menu, and used to move to the default screen.

18

Keypad

Chapter 2 Local human-machine interface

Key

Function

The Local/Remote key is used to set the IED in local or remote control mode.

This key opens the reset screen.

The E key starts editing mode and confirms setting changes when in editing mode.

The right arrow key navigates forward between screens and moves right in editing mode.

The left arrow key navigates backwards between screens and moves left in editing mode.

The up arrow key is used to move up in the single line diagram and in menu tree.

The down arrow key is used to move down in the single line diagram and in menu tree.

19

LED

Chapter 2 Local human-machine interface

5
5.1

LED
Introduction
The LED module is a unidirectional means of communicating. This means that events may occur that activate a LED in order to draw the operators attention to something that has occurred and needs some sort of action.

5.2

Status indication LEDs

There are three LEDs above the LCD. The information they communicate is described in the table below.
LED Indication Green: Steady Flashing Dark Yellow: Steady Flashing Red: Steady Trip command issued Dist. rep. triggered Terminal in test mode In service Internal failure No power supply Information

5.3

Indication LEDs
The LED indication module comprising 15 LEDs is standard in IED 670s. Its main purpose is to present an immediate visual information for protection indications or alarm signals. There are alarm indication LEDs and hardware associated LEDs on the right hand side of the front panel. The alarm LEDs are found to the right of the LCD screen. They can show steady or flashing light. Flashing would normally indicate an alarm. The alarm LEDs are configurable using the PCM 600 tool. This is because they are dependent on the binary input logic and can therefore not be configured locally on the HMI. Some typical alarm examples follow: Bay controller failure CB close blocked Interlocking bypassed Differential protection trip SF6 Gas refill Position error CB spring charge alarm Oil temperature alarm Thermal overload trip

20

LED

Chapter 2 Local human-machine interface

Bucholtz trip

The RJ45 port has a yellow LED indicating that communication has been established between the IED and a computer. The Local/Remote key on the front panel has two LEDs indicating whether local or remote control of the IED is active.

21

LHMI related functions

Chapter 2 Local human-machine interface

6
6.1

LHMI related functions

Introduction
The adaptation of the LHMI to the application and user preferences is made with: function block LHMI (LocalHMI) function block HLED (LEDMonitor) setting parameters

6.2

General setting parameters

Table 2:
Parameter Language DisplayTimeout AutoRepeat ContrastLevel DefaultScreen EvListSrtOrder SymbolFont

Basic general settings for the localHMI (LHM1-) function

Range English OptionalLanguage 10 - 120 Off On -10 - 20 0-0 Latest on top Oldest on top IEC ANSI Step 10 1 1 Default English 60 On 0 0 Latest on top IEC Unit Min % Description Local HMI language Local HMI display timeout Activation of auto-repeat (On) or not (Off) Contrast level for display Default screen Sort order of event list Symbol font for Single Line Diagram

6.3
6.3.1

Status indication LEDs

Design The function block LHMI (LocalHMI) controls and supplies information about the status of the status indication LEDs. The input and output signals of LHMI are configured with the PCM 600 tool. The function block can be used if any of the signals are required in a configuration logic. See section 5.2 for information about the LEDs.

22

LHMI related functions

Chapter 2 Local human-machine interface

6.3.2

Function block
LHMILocalHMI CLRLEDS HMI-ON RED-S YELLOW-S YELLOW-F CLRPULSE LEDSCLRD en05000773.vsd

Figure 11: 6.3.3

LHMI function block

Input and output signals

Table 3:
Signal CLRLEDS

Input signals for the LocalHMI (LHMI-) function block

Description Input to clear the LCD-HMI LEDs

Table 4:
Signal HMI-ON RED-S YELLOW-S YELLOW-F CLRPULSE LEDSCLRD

Output signals for the LocalHMI (LHMI-) function block

Description Backlight of the LCD display is active Red LED on the LCD-HMI is steady Yellow LED on the LCD-HMI is steady Yellow LED on the LCD-HMI is flashing A pulse is provided when the LEDs on the LCD-HMI are cleared Active when the LEDs on the LCD-HMI are not active

6.4
6.4.1

Indication LEDs
Introduction The function block HLED (LEDMonitor) controls and supplies information about the status of the indication LEDs. The input and output signals of HLED are configured with the PCM 600 tool. The input signal for each LED is selected individually with the PCM 600 Signal Matrix Tool (SMT). LEDs (number 16) for trip indications are red and LEDs (number 715) for start indications are yellow. Each indication LED on the LHMI can be set individually to operate in six different sequences; two as follow type and four as latch type. Two of the latching sequence types are intended to be used as a protection indication system, either in collecting or restarting mode, with reset functionality. The other two are intended to be used as signalling system in collecting (coll) mode with an acknowledgment functionality. The light from the LEDs can be steady (-S) or flickering (-F). For details, refer to Technical reference manual.

23

LHMI related functions

Chapter 2 Local human-machine interface

6.4.2

Design The information on the LEDs is stored at loss of the auxiliary power to the IED in some of the modes of the HLED. The latest LED picture appears immediately after the IED is successfully restarted. Operating modes Collecting mode - LEDs which are used in collecting mode of operation are accumulated continuously until the unit is acknowledged manually. This mode is suitable when the LEDs are used as a simplified alarm system. Re-starting mode - In the re-starting mode of operation each new start resets all previous active LEDs and activates only those which appear during one disturbance. Only LEDs defined for re-starting mode with the latched sequence type 6 (LatchedReset-S) will initiate a reset and a restart at a new disturbance. A disturbance is defined to end a settable time after the reset of the activated input signals or when the maximum time limit has elapsed.

Acknowledgment/reset From local HMI - The active indications can be acknowledged/reset manually. Manual acknowledgment and manual reset have the same meaning and is a common signal for all the operating sequences and LEDs. The function is positive edge triggered, not level triggered. The acknowledgment/reset is performed via the Reset-button and menus on the LHMI. For details, refer to the Operators manual. From function input - The active indications can also be acknowledged/reset from an input, RESET, to the function. This input can for example be configured to a binary input operated from an external push button. The function is positive edge triggered, not level triggered. This means that even if the button is continuously pressed, the acknowledgment/reset only affects indications active at the moment when the button is first pressed. Automatic reset - The automatic reset can only be performed for indications defined for re-starting mode with the latched sequence type 6 (LatchedReset-S). When the automatic reset of the LEDs has been performed, still persisting indications will be indicated with a steady light.

Operating sequences The sequences can be of type Follow or Latched. For the Follow type the LED follow the input signal completely. For the Latched type each LED latches to the corresponding input signal until it is reset.

24

LHMI related functions

Chapter 2 Local human-machine interface

The figures below show the function of available sequences selectable for each LED separately. For sequence 1 and 2 (Follow type), the acknowledgment/reset function is not applicable. Sequence 3 and 4 (Latched type with acknowledgement) are only working in collecting mode. Sequence 5 is working according to Latched type and collecting mode while sequence 6 is working according to Latched type and re-starting mode. The letters S and F in the sequence names have the meaning S = Steady and F = Flash. At the activation of the input signal, the indication operates according to the selected sequence diagrams below. In the sequence diagrams the LEDs have the characteristics shown in figure 12.

= No indication

= Steady light

= Flash
en05000506.vsd

Figure 12:

Symbols used in the sequence diagrams

Sequence 1 (Follow-S) This sequence follows all the time, with a steady light, the corresponding input signals. It does not react on acknowledgment or reset. Every LED is independent of the other LEDs in its operation.

Activating signal

LED
en01000228.vsd

Figure 13:

Operating sequence 1 (Follow-S)

Sequence 2 (Follow-F) This sequence is the same as sequence 1, Follow-S, but the LEDs are flashing instead of showing steady light. Sequence 3 (LatchedAck-F-S) This sequence has a latched function and works in collecting mode. Every LED is independent of the other LEDs in its operation. At the activation of the input signal, the indication starts flashing. After acknowledgment the indication disappears if the signal is not present any more. If the signal is still present after acknowledgment it gets a steady light.

25

LHMI related functions

Chapter 2 Local human-machine interface

Activating signal

LED

Acknow.
en01000231.vsd

Figure 14:

Operating sequence 3 (LatchedAck-F-S)

Sequence 4 (LatchedAck-S-F) This sequence has the same functionality as sequence 3, but steady and flashing light have been alternated. Sequence 5 (LatchedColl-S) This sequence has a latched function and works in collecting mode. At the activation of the input signal, the indication will light up with a steady light. The difference to sequence 3 and 4 is that indications that are still activated will not be affected by the reset i.e. immediately after the positive edge of the reset has been executed a new reading and storing of active signals is performed. Every LED is independent of the other LEDs in its operation.

Activating signal

LED

Reset
en01000235.vsd

Figure 15:

Operating sequence 5 (LatchedColl-S)

Sequence 6 (LatchedReset-S) In this mode all activated LEDs, which are set to sequence 6 (LatchedReset-S), are automatically reset at a new disturbance when activating any input signal for other LEDs set to sequence 6 (LatchedReset-S). Also in this case indications that are still activated will not be affected by manual reset, i.e. immediately after the positive edge of that the manual reset has been executed a new reading and storing of active signals is performed. LEDs set for sequence 6 are completely independent in its operation of LEDs set for other sequences.

26

LHMI related functions

Chapter 2 Local human-machine interface

Definition of a disturbance A disturbance is defined to last from the first LED set as LatchedReset-S is activated until a settable time, tRestart, has elapsed after that all activating signals for the LEDs set as LatchedReset-S have reset. However if all activating signals have reset and some signal again becomes active before tRestart has elapsed, the tRestart timer does not restart the timing sequence. A new disturbance start will be issued first when all signals have reset after tRestart has elapsed. A diagram of this functionality is shown in figure 16.

From disturbance length control per LED set to sequence 6

New disturbance

&

tRestart t

& 1

&

en01000237.vsd

Figure 16:

Activation of new disturbance

In order not to have a lock-up of the indications in the case of a persisting signal each LED is provided with a timer, tMax, after which time the influence on the definition of a disturbance of that specific LED is inhibited. This functionality is shown i diagram in figure 17.

Activating signal

To LED

AND tMax t

To disturbance length control

en05000507.vsd

Figure 17:

Length control of activating signals

Timing diagram for sequence 6 Figure 18 shows the timing diagram for two indications within one disturbance.

27

LHMI related functions

Chapter 2 Local human-machine interface

Disturbance t Restart Activating signal 1 Activating signal 2

LED 1

LED 2 Automatic reset Manual reset

en01000239.vsd

Figure 18:

Operating sequence 6 (LatchedReset-S), two indications within same disturbance

Figure 19 shows the timing diagram for a new indication after tRestart time has elapsed.

28

LHMI related functions

Chapter 2 Local human-machine interface

Disturbance t Restart Activating signal 1 Activating signal 2

Disturbance t Restart

LED 1

LED 2 Automatic reset Manual reset

en01000240.vsd

Figure 19:

Operating sequence 6 (LatchedReset-S), two different disturbances

Figure 20 shows the timing diagram when a new indication appears after the first one has reset but before tRestart has elapsed.

29

LHMI related functions

Chapter 2 Local human-machine interface

Disturbance t Restart Activating signal 1 Activating signal 2

LED 1

LED 2 Automatic reset Manual reset

en01000241.vsd

Figure 20:

Operating sequence 6 (LatchedReset-S), two indications within same disturbance but with reset of activating signal between

Figure 21 shows the timing diagram for manual reset.

30

LHMI related functions

Chapter 2 Local human-machine interface

Disturbance t Restart Activating signal 1 Activating signal 2

LED 1

LED 2 Automatic reset Manual reset

en01000242.vsd

Figure 21: 6.4.3

Operating sequence 6 (LatchedReset-S), manual reset

Function block
HLEDLEDMonitor BLOCK RESET LEDTEST NEWIND ACK

en05000508.vsd

Figure 22: 6.4.4

HLED function block

Input and output signals

Table 5:
Signal

Input signals for the LEDMonitor (HLED-) function block

Description

BLOCK RESET LEDTEST

Input to block the operation of the LED-unit Input to acknowledge/reset the indications of the LED-unit Input for external LED test

31

LHMI related functions

Chapter 2 Local human-machine interface

Table 6:
Signal

Output signals for the LEDMonitor (HLED-) function block

Description

NEWIND ACK

A new signal on any of the indication inputs occurs A pulse is provided when the LEDs are acknowledged

6.4.5

Setting parameters
Table 7:
Parameter

Basic general settings for the LEDMonitor (HLED-) function

Range Step Default Unit Description

Operation tRestart tMax

Off On 0.0 - 100.0 0.0 - 100.0

0.1 0.1

Off 0.0 0.0

s s

Operation mode for the LED function Defines the disturbance length Maximum time for the definition of a disturbance Sequence type for LED 1

SeqTypeLED1

Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S

Follow-S

SeqTypeLED2

Follow-S

Sequence type for LED 2

SeqTypeLED3

Follow-S

Sequence type for LED 3

SeqTypeLED4

Follow-S

Sequence type for LED 4

SeqTypeLED5

Follow-S

Sequence type for LED 5

32

LHMI related functions

Chapter 2 Local human-machine interface

Parameter

Range

Step

Default

Unit

Description

SeqTypeLED6

Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S

Follow-S

Sequence type for LED 6

SeqTypeLED7

Follow-S

Sequence type for LED 7

SeqTypeLED8

Follow-S

sequence type for LED 8

SeqTypeLED9

Follow-S

Sequence type for LED 9

SeqTypeLED10

Follow-S

Sequence type for LED 10

33

LHMI related functions

Chapter 2 Local human-machine interface

Parameter

Range

Step

Default

Unit

Description

SeqTypeLED11

Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S Follow-S Follow-F LatchedAck-F-S LatchedAck-S-F LatchedColl-S LatchedReset-S

Follow-S

Sequence type for LED 11

SeqTypeLED12

Follow-S

Sequence type for LED 12

SeqTypeLED13

Follow-S

Sequence type for LED 13

SeqTypeLED14

Follow-S

Sequence type for LED 14

SeqTypeLED15

Follow-S

Sequence type for LED 15

34

About this chapter

Chapter 3 Basic IED functions

Chapter 3 Basic IED functions

About this chapter This chapter presents functions that are basic to all REx670 IEDs. Typical functions in this category are time synchronization, self supervision and test mode.

35

Analog inputs

Chapter 3 Basic IED functions

1
1.1

Analog inputs
Introduction
In order to get correct measurement results as well as correct protection operations the analog input channels must be configured and properly set. For power measuring and all directional and differential functions the directions of the input currents must be properly defined. The measuring and protection algorithms in IED 670 are using primary system quantities and the set values are done in primary quantities as well. Therefore it is extremely important to properly set the data about the connected current and voltage transformers. In order to make Service Values reading easier it is possible to define a reference PhaseAngleRef. Then this analog channels phase angle will be always fixed to zero degree and all other angle information will be shown in relation to this analog input. During testing and commissioning of the IED the reference channel can be freely change in order to facilitate testing and service values reading.

Note!
VT inputs are sometimes not available depending on ordered type of Transformer Input Module (TRM).

1.2

Principle of operation
The direction of a current to the IED is depending on the connection of the CT. The main CTs are typically star connected and can be connected with the star point to the object or from the object. This information must be set to the IED. The convention of the directionality is defined as follows: A positive value of current, power etc. means that the quantity has the direction into the object and a negative value means direction out from the object. For directional functions the direction into the object is defined as Forward and the direction out from the object is defined as Reverse, see figure 23

36

Analog inputs

Chapter 3 Basic IED functions

Definition of direction for directional functions Reverse Forward

Definition of direction for directional functions Forward Reverse

Protected Object Line, transformer, etc

e.g. P, Q, I Measured quantity is positive when flowing towards the object Set parameter CTStarPoint Correct Setting is "ToObject" e.g. P, Q, I Measured quantity is positive when flowing towards the object Set parameter CTStarPoint Correct Setting is "FromObject" en05000456.vsd

Figure 23:

Internal convention of the directionality in IED 670

With correct setting of the primary CT direction, CTStarPoint set to FromObject or ToObject, a positive quantities always flowing towards the object and a direction defined as Forward always is looking towards the object. To be able to use primary system quantities for settings and calculation in the IED the ratios of the main CTs and VTs must be known. This information is given to the IED by setting of the rated secondary and primary currents and voltages of the CTs and VTs. The CT and VT ratio and the name on respective channel is done under General settings/Analog module in the parameter settings tool PST.

1.3

Function block
Dependent on ordered IED 670 type.

37

Analog inputs

Chapter 3 Basic IED functions

TA40ANALOGIN12I ERROR CH1 NAMECH1 CH2 NAMECH2 CH3 NAMECH3 CH4 NAMECH4 CH5 NAMECH5 CH6 NAMECH6 CH7 NAMECH7 CH8 NAMECH8 CH9 NAMECH9 CH10 NAMECH10 CH11 NAMECH11 CH12 NAMECH12 en05000711.vsd

TB40ANALOGIN6I ERROR CH1 NAMECH1 CH2 NAMECH2 CH3 NAMECH3 CH4 NAMECH4 CH5 NAMECH5 CH6 NAMECH6 en05000712.vsd

38

Analog inputs

Chapter 3 Basic IED functions

TC40ANALOGIN9I3U ERROR NAMECH1 CH1 CH2 NAMECH2 NAMECH3 CH3 CH4 NAMECH4 NAMECH5 CH5 CH6 NAMECH6 NAMECH7 CH7 CH8 NAMECH8 NAMECH9 CH9 CH10 NAMECH10 NAMECH11 CH11 CH12 NAMECH12 en05000713.vsd

TD40ANALOGIN6I6U ERROR NAMECH1 CH1 CH2 NAMECH2 NAMECH3 CH3 CH4 NAMECH4 NAMECH5 CH5 CH6 NAMECH6 NAMECH7 CH7 CH8 NAMECH8 NAMECH9 CH9 CH10 NAMECH10 NAMECH11 CH11 CH12 NAMECH12 en05000714.vsd

1.4

Output signals
Dependent on ordered IED 670 type.

39

Analog inputs

Chapter 3 Basic IED functions

Table 8:
Signal

Output signals for the ANALOGIN12I (TA40-) function block

Description

ERROR CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8 CH9 CH10 CH11 CH12

Analogue input module status Analogue input 1 Analogue input 2 Analogue input 3 Analogue input 4 Analogue input 5 Analogue input 6 Analogue input 7 Analogue input 8 Analogue input 9 Analogue input 10 Analogue input 11 Analogue input 12

Table 9:
Signal

Output signals for the ANALOGIN9I3U (TC40-) function block

Description

ERROR CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8 CH9 CH10 CH11 CH12

Analogue input module status Analogue input 1 Analogue input 2 Analogue input 3 Analogue input 4 Analogue input 5 Analogue input 6 Analogue input 7 Analogue input 8 Analogue input 9 Analogue input 10 Analogue input 11 Analogue input 12

40

Analog inputs

Chapter 3 Basic IED functions

Table 10:
Signal

Output signals for the ANALOGIN6I6U (TD40-) function block

Description

ERROR CH1 CH2 CH3 CH4 CH5 CH6 CH7 CH8 CH9 CH10 CH11 CH12

Analogue input module status Analogue input 1 Analogue input 2 Analogue input 3 Analogue input 4 Analogue input 5 Analogue input 6 Analogue input 7 Analogue input 8 Analogue input 9 Analogue input 10 Analogue input 11 Analogue input 12

1.5

Setting parameters
Dependent on ordered IED 670 type.
Table 11:
Parameter

General settings for the AISERVAL (AISV-) function

Range Step Default Unit Description

PhaseAngleRef

1 - 24

Ch

Reference channel for phase angle presentation

Table 12:
Parameter

Basic general settings for the ANALOGIN12I (TA40-) function

Range Step Default Unit Description

CTStarPoint1

FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject

ToObject

ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite

CTsec1 CTprim1 CTStarPoint2

1 1 -

1 3000 ToObject

A A -

CTsec2 CTprim2 CTStarPoint3

1 1 -

1 3000 ToObject

A A -

41

Analog inputs

Chapter 3 Basic IED functions

Parameter

Range

Step

Default

Unit

Description

CTsec3 CTprim3 CTStarPoint4

1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999

1 1 -

1 3000 ToObject

A A -

Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current

CTsec4 CTprim4 CTStarPoint5

1 1 -

1 3000 ToObject

A A -

CTsec5 CTprim5 CTStarPoint6

1 1 -

1 3000 ToObject

A A -

CTsec6 CTprim6 CTStarPoint7

1 1 -

1 3000 ToObject

A A -

CTsec7 CTprim7 CTStarPoint8

1 1 -

1 3000 ToObject

A A -

CTsec8 CTprim8 CTStarPoint9

1 1 -

1 3000 ToObject

A A -

CTsec9 CTprim9 CTStarPoint10

1 1 -

1 3000 ToObject

A A -

CTsec10 CTprim10

1 1

1 3000

A A

42

Analog inputs

Chapter 3 Basic IED functions

Parameter

Range

Step

Default

Unit

Description

CTStarPoint11

FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999

ToObject

ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current

CTsec11 CTprim11 CTStarPoint12

1 1 -

1 3000 ToObject

A A -

CTsec12 CTprim12

1 1

1 3000

A A

Table 13:
Parameter

Basic general settings for the ANALOGIN9I3U (TC40-) function

Range Step Default Unit Description

CTStarPoint1

FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10

ToObject

ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current

CTsec1 CTprim1 CTStarPoint2

1 1 -

1 3000 ToObject

A A -

CTsec2 CTprim2 CTStarPoint3

1 1 -

1 3000 ToObject

A A -

CTsec3 CTprim3 CTStarPoint4

1 1 -

1 3000 ToObject

A A -

CTsec4 CTprim4 CTStarPoint5

1 1 -

1 3000 ToObject

A A -

CTsec5

43

Analog inputs

Chapter 3 Basic IED functions

Parameter

Range

Step

Default

Unit

Description

CTprim5 CTStarPoint6

1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 0.001 - 999.999 0.05 - 2000.00 0.001 - 999.999 0.05 - 2000.00 0.001 - 999.999 0.05 - 2000.00

1 -

3000 ToObject

A -

Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current Rated VT secondary voltage Rated VT primary voltage Rated VT secondary voltage Rated VT primary voltage Rated VT secondary voltage Rated VT primary voltage

CTsec6 CTprim6 CTStarPoint7

1 1 -

1 3000 ToObject

A A -

CTsec7 CTprim7 CTStarPoint8

1 1 -

1 3000 ToObject

A A -

CTsec8 CTprim8 CTStarPoint9

1 1 -

1 3000 ToObject

A A -

CTsec9 CTprim9 VTsec10 VTprim10 VTsec11 VTprim11 VTsec12 VTprim12

1 1 0.001 0.05 0.001 0.05 0.001 0.05

1 3000 110.000 400.00 110.000 400.00 110.000 400.00

A A V kV V kV V kV

44

Analog inputs

Chapter 3 Basic IED functions

Table 14:
Parameter

Basic general settings for the ANALOGIN6I6U (TD40-) function

Range Step Default Unit Description

CTStarPoint1

FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 FromObject ToObject 1 - 10 1 - 99999 0.001 - 999.999 0.05 - 2000.00 0.001 - 999.999 0.05 - 2000.00 0.001 - 999.999

ToObject

ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current ToObject= towards protected object, FromObject= the opposite Rated CT secondary current Rated CT primary current Rated VT secondary voltage Rated VT primary voltage Rated VT secondary voltage Rated VT primary voltage Rated VT secondary voltage

CTsec1 CTprim1 CTStarPoint2

1 1 -

1 3000 ToObject

A A -

CTsec2 CTprim2 CTStarPoint3

1 1 -

1 3000 ToObject

A A -

CTsec3 CTprim3 CTStarPoint4

1 1 -

1 3000 ToObject

A A -

CTsec4 CTprim4 CTStarPoint5

1 1 -

1 3000 ToObject

A A -

CTsec5 CTprim5 CTStarPoint6

1 1 -

1 3000 ToObject

A A -

CTsec6 CTprim6 VTsec7 VTprim7 VTsec8 VTprim8 VTsec9

1 1 0.001 0.05 0.001 0.05 0.001

1 3000 110.000 400.00 110.000 400.00 110.000

A A V kV V kV V

45

Analog inputs

Chapter 3 Basic IED functions

Parameter

Range

Step

Default

Unit

Description

VTprim9 VTsec10 VTprim10 VTsec11 VTprim11 VTsec12 VTprim12

0.05 - 2000.00 0.001 - 999.999 0.05 - 2000.00 0.001 - 999.999 0.05 - 2000.00 0.001 - 999.999 0.05 - 2000.00

0.05 0.001 0.05 0.001 0.05 0.001 0.05

400.00 110.000 400.00 110.000 400.00 110.000 400.00

kV V kV V kV V kV

Rated VT primary voltage Rated VT secondary voltage Rated VT primary voltage Rated VT secondary voltage Rated VT primary voltage Rated VT secondary voltage Rated VT primary voltage

46

Authorization

Chapter 3 Basic IED functions

Authorization
To safeguard the interests of our customers, both the IED 670 and the tools that are accessing the IED 670 are protected, subject of authorization handling. The concept of authorization, as it is implemented in the IED 670 and the associated tools is based on the following facts: There are two types of points of access to the IED 670: - local, through the local HMI - remote, through the communication ports There are different levels (or types) of users that can access or operate different areas of the IED and tools functionality; the pre-defined user types are defined as follows:

User type Guest SuperUser SPAGuest SystemOperator ProtectionEngineer DesignEngineer UserAdministrator

Access rights Read only Full access Read only + control Control from LHMI, no bypass All settings Application configuration (including SMT, GDE and CMT) User and password administration for the IED

The IED users can be created, deleted and edited only with the User Management Tool (UMT) within PCM 600. The user can only LogOn or LogOff on the LHMI of the IED, there are no users, groups or functions that can be defined on the IED LHMI.

2.1

Authorization handling in the tool

Upon the creation of an IED in the Plant Structure, the User Management Tool is immediately accessible, by right clicking with the mouse on that specific IED name:

47

Authorization

Chapter 3 Basic IED functions

Figure 24:

Right-clicking to get the User Management Tool IED Users.

By left-clicking on the IED Users submenu, the tool will open in the right-side panel:

48

Authorization

Chapter 3 Basic IED functions

Figure 25:

User Manager Tool opened in the right-side panel.

By default, the IEDs are delivered so that users are not required to log on to operate the IED. The default user is the SuperUser. Before doing any changes to the User Management in the IED it is recommendable that the administrator uploads the Users and Groups existent in the IED. If situation requires so, one can restore the factory settings, overwriting all existing settings in the User Management Tool database.

Note!
Even if the administrator empties the tool database, the users previously defined are still in the IED. They cannot be erased by downloading the empty list into the IED (the tool wont download an empty list), so it is strongly recommended that before you create any user you create one that belongs to the SuperUser group. If the administrator marks the check box User must logon to this IED, then the fields under the User Management tab are becoming accessible and one can add, delete and edit users. To add a new user, the administrator will press the button that is marked with a black arrow, see figure 26 on the User subtab:

49

Authorization

Chapter 3 Basic IED functions

Figure 26:

User subtab and creation of a new user.

Upon pressing this button, a window will appear, enabling the administrator to enter details about the user, assign an access password and (after pressing Next and advancing to the next window) assign the user to a group:

Figure 27:

Enter details about the user.

50

Authorization

Chapter 3 Basic IED functions

Figure 28:

Assign the user to a group.

Once the new user is created, it will appear in the list of users. Once in the list, there are several operations that can be performed on the users, shown in figure 29

No.

Description

1 2 3

Delete selected user Change password Add another group to the user permissions

Figure 29:

Operations on users in the users list.

51

Authorization

Chapter 3 Basic IED functions

The Group subtab is displaying all the pre-defined groups and gives short details of the permissions allowed to the members of a particular group:

Figure 30:

The Groups subtab.

It also allows the administrator to add another (already created) user to a group, in the same way it could assign one more group to an user, on the Users subtab. The Functions subtab is a descriptional area, showing in detail what Read/Write permissions has each user group, in respect to various tools and components. Finally, after the desired users are created and permissions assigned to them by means of user groups, the whole list must be downloaded in the IED, in the same way as from the other tools:

52

Authorization

Chapter 3 Basic IED functions

No.

Description

1 2

Upload from IED Download to IED

2.2

Authorization handling in the IED

At delivery the default user is the superuser. No LogOn is required to operate the IED until a user has been created with the UMT(User Management Tool). See Application manual for more details. Once a user is created and downloaded into the IED, that user can perform a LogOn, introducing the password assigned in the tool. If there is no user created, an attempt to log on will cause the display to show a message box saying: No user defined! If one user leaves the IED without logging off, then after the timeout (set in Settings\General Settings\HMI\Screen\ Display Timeout ) elapses, the IED will return to a Guest state, when only reading is possible. The display time out is set to 60 minutes at delivery. If there are one or more users created with the UMT and downloaded into the IED, then, when a user intentionally attempts a LogOn or when the user attempts to perform an operation that is password protected, the LogOn window will appear The cursor is focused on the User identity field, so upon pressing the E key, one can change the user name, by browsing the list of users, with the up and down arrows. After choosing the right user name, the user must press the E key again. When it comes to password, upon pressing the E key, the following character will show up: $. The user must scroll for every letter in the pasword. After all the letters are introduced (passwords are case sensitive!) choose OK and press E key again. If everything is O.K. at a voluntary LogOn the LHMI returns to the Authorization screen. If the LogOn is OK, when required to change for example a password protected setting, the LHMI returns to the actual setting folder. If the LogOn has failed, then the LogOn window will pop-up again, until either the user makes it right or presses Cancel.

53

Self supervision with internal event list

Chapter 3 Basic IED functions

3
3.1

Self supervision with internal event list

Introduction
The self-supervision function listens and reacts to internal system events, generated by the different built-in self-supervision elements. The internal events are saved in an internal event list.

3.2

Principle of operation
The self-supervision operates continuously and includes: Normal micro-processor watchdog function. Checking of digitized measuring signals. Other alarms, for example hardware and time synchronization.

The self-supervision status can be monitored from the local HMI or a SMS/SCS system. Under the Diagnostics menu in the local HMI the present information from the self-supervision function can be reviewed. The information can be found under Diagnostics\Internal Events or Diagnostics\IED Status\General. Refer to the Installation and Commissioning manual for a detailed list of supervision signals that can be generated and displayed in the local HMI. A self-supervision summary can be obtained by means of the potential free alarm contact (INTERNAL FAIL) located on the power supply module. The function of this output relay is an OR-function between the INT-FAIL signal see figure 32 and a couple of more severe faults that can occur in the IED, see figure 31

Figure 31:

Hardware self-supervision, potential-free alarm contact.

54

Self supervision with internal event list

Chapter 3 Basic IED functions

Figure 32:

Software self-supervision, IES (IntErrorSign) function block.

Some signals are available from the IES (IntErrorSign) function block. The signals from this function block are sent as events to the station level of the control system. The signals from the IES function block can also be connected to binary outputs for signalization via output relays or they can be used as conditions for other functions if required/desired. Individual error signals from I/O modules can be obtained from respective module in the Signal Matrix Tool. Error signals from time synchronization can be obtained from the time synchronization block TIME. 3.2.1 Internal signals Self supervision provides several status signals, that tells about the condition of the IED. As they provide information about the internal life of the IED, they are also called internal signals. The internal signals can be divided into two groups. One group handles signals that are always present in the IED; standard signals. Another group handles signals that are collected depending on the hardware configuration. The standard signals are listed in table 15. The hardware dependent internal signals are listed in table 16. Explanations of internal signals are listed in table 17.

55

Self supervision with internal event list

Chapter 3 Basic IED functions

Table 15:

Self-supervision's standard internal signals

Description

Name of signal

FAIL WARNING NUMFAIL NUMWARNING RTCERROR TIMESYNCHERROR RTEERROR IEC61850ERROR WATCHDOG LMDERROR APPERROR SETCHGD SETGRPCHGD FTFERROR

Internal Fail status Internal Warning status CPU module Fail status CPU module Warning status Real Time Clock status Time Synchronization status Runtime Execution Error status IEC 61850 Error status SW Watchdog Error status LON/Mip Device Error status Runtime Application Error status Settings changed Setting groups changed Fault Tolerant Filesystem status

Table 16:
Card

Self-supervision's HW dependent internal signals

Name of signal Description

ADxx BIM BOM IOM MIM LDCM

ADxx BIM-Error BOM-Error IOM-Error MIM-Error LDCM-Error

Analog In Module Error status Binary In Module Error status Binary Out Module Error status In/Out Module Error status Millampere Input Module Error status Line Differential Communication Error status

56

Self supervision with internal event list

Chapter 3 Basic IED functions

Table 17:

Explanations of internal signals

Reasons for activation

Name of signal

FAIL

This signal will be active if one or more of the following internal signals are active; INT--NUMFAIL, INT--LMDERROR, INT--WATCHDOG, INT--APPERROR, INT--RTEERROR, INT--FTFERROR, or any of the HW dependent signals This signal will be active if one or more of the following internal signals are active; INT--RTCERROR, INT--IEC61850ERROR, INT--TIMESYNCHERROR This signal will be active if one or more of the following internal signals are active; INT--WATCHDOG, INT--APPERROR, INT--RTEERROR, INT--FTFERROR This signal will be active if one or more of the following internal signals are active; INT--RTCERROR, INT--IEC61850ERROR This signal will be active when there is a hardware error with the real time clock. This signal will be active when the source of the time synchronization is lost, or when the time system has to make a time reset. This signal will be active if the Runtime Engine failed to do some actions with the application threads. The actions can be loading of settings or parameters for components, changing of setting groups, loading or unloading of application threads. This signal will be active if the IEC61850 stack did not succeed in some actions like reading IEC61850 configuration, startup etc. This signal will be activated when the terminal has been under too heavy load for at least 5 minutes. The operating systems background task is used for the measurements. LON network interface, MIP/DPS, is in an unrecoverable error state. This signal will be active if one or more of the application threads are not in the state that Runtime Engine expects. The states can be CREATED, INITIALIZED, RUNNING, etc. This signal will generate an Internal Event to the Internal Event list if any settings are changed. This signal will generate an Internal Event to the Internal Event list if any setting groups are changed. This signal will be active if both the working file and the backup file are corrupted and can not be recovered.

WARNING

NUMFAIL

NUMWARNING RTCERROR TIMESYNCHERROR RTEERROR

IEC61850ERROR WATCHDOG

LMDERROR APPERROR

SETCHGD SETGRPCHGD FTFERROR

3.2.2

Run-time model The analog signals to the A/D converter is internally distributed into two different converters, one with low amplification and one with high amplification, see figure 33.

57

Self supervision with internal event list

Chapter 3 Basic IED functions

Figure 33:

Simplified drawing of A/D converter for the 600 platform.

The technique to split the analog input signal into two A/D converters with different amplification makes it possible to supervise the incoming signals under normal conditions where the signals from the two converters should be identical. An alarm is given if the signals are out of the boundaries. Another benefit is that it improves the dynamic performance of the A/D conversion. The self-supervision of the A/D conversion is controlled by the ADx_Controller function. One of the tasks for the controller is to perform a validation of the input signals. This is done in a validation filter which has mainly two objects: First is the validation part, i.e. checks that the A/D conversion seems to work as expected. Secondly, the filter chooses which of the two signals that shall be sent to the CPU, i.e. the signal that has the most suitable level, the ADx_LO or the 16 times higherADx_HI. When the signal is within measurable limits on both channels, a direct comparison of the two channels can be performed. If the validation fails, the CPU will be informed and an alarm will be given. The ADx_Controller also supervise other parts of the A/D converter.

58

Self supervision with internal event list

Chapter 3 Basic IED functions

3.3

Function block
IS--In tern alSig n al F AIL W AR N IN G C PU F AIL C PU W AR N TSYN C ER R R TC ER R en04000392.vsd

Figure 34:

IS function block

3.4

Output signals
Table 18:
Signal

Output signals for the InternalSignal (IS---) function block

Description

FAIL WARNING CPUFAIL CPUWARN TSYNCERR RTCERR

Internal fail Internal warning CPU fail CPU warning Time synchronization status Real time clock status

3.5

Setting parameters
The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

3.6

Technical data
Table 19:
Data

Self supervision with internal event list

Value

Recording manner List size

Continuous, event controlled 1000 events, first in-first out

59

Time synchronization

Chapter 3 Basic IED functions

4
4.1

Time synchronization
Introduction
Use the time synchronization source selector to select a common source of absolute time for the IED when it is a part of a protection system. This makes comparison of events and disturbance data between all IEDs in a SA system possible.

4.2
4.2.1

Principle of operation
General concepts Time definitions The error of a clock is the difference between the actual time of the clock, and the time the clock is intended to have. The rate accuracy of a clock is normally called the clock accuracy and means how much the error increases, i.e. how much the clock gains or loses time. A disciplined clock is a clock that knows its own faults and tries to compensate for them, i.e. a trained clock. Synchronization principle From a general point of view synchronization can be seen as a hierarchical structure. A module is synchronized from a higher level and provides synchronization to lower levels.

Syncronization from a higher level

Module

Optional syncronization of modules at a lower level

en05000206.vsd

Figure 35:

Synchronization principle

A module is said to be synchronized when it periodically receives synchronization messages from a higher level. As the level decreases, the accuracy of the synchronization decreases as well. A module can have several potential sources of synchronization, with different maximum errors, which gives the module the possibility to choose the source with the best quality, and to adjust its internal clock after this source. The maximum error of a clock can be defined as a function of: The maximum error of the last used synchronization message

60

Time synchronization

Chapter 3 Basic IED functions

4.2.2

The time since the last used synchronization message The rate accuracy of the internal clock in the module.

Real Time Clock (RTC) operation The IED has a built-in Real Time Clock (RTC) with a resolution of one nanosecond. The clock has a built-in calendar that handles leap years through 2098. RTC at power off During power off, the time in the IED time is kept by a capacitor backed RTC that will provide 35 ppm accuracy for 5 days. This means that if the power is off, the time in the IED may drift with 3 seconds per day, during 5 days, and after this time the time will be lost completely. RTC at startup At IED startup, the internal time is free running. If the RTC is still alive since the last up time, the time in the IED will be quite accurate (may drift 35 ppm), but if the RTC power has been lost during power off (will happen after 5 days), the IED time will start at 1970-01-01. For more information, please refer to section "Time synchronization startup procedure" and section "Example, binary synchronization". Time synchronization startup procedure The first message that contains full time (as for instance LON, SNTP, GPS etc.) will give an accurate time to the IED. The IED is brought into a safe state and the time is thereafter set to the correct value. After the initial setting of the clock, one of three things will happen with each of the coming synchronization messages, configured as fine: If the synchronization message, that is similar to the other messages from its origin has an offset compared to the internal time in the IED, the message is used directly for synchronization, that is for adjusting the internal clock to obtain zero offset at the next coming time message. If the synchronization message has an offset that is large compared to the other messages, a spike-filter in the IED will remove this time-message. If the synchronization message has an offset that is large, and the following message also has a large offset, the spike filter will not act and the offset in the synchronization message will be compared to a threshold that defaults to 100 milliseconds. If the offset is more than the threshold, the IED is brought into a safe state and the clock is thereafter set to the correct time. If the offset is lower than the threshold, the clock will be adjusted with 1000 ppm until the offset is removed. With an adjustment of 1000 ppm, it will take 100 seconds or 1.7 minutes to remove an offset of 100 milliseconds.

Synchronization messages configured as coarse will only be used for initial setting of the time. After this has been done, the messages are checked against the internal time and only an offset of more than 10 seconds will reset the time. Rate accuracy In the REx670 IED, the rate accuracy at cold start is about 100 ppm, but if the IED is synchronized for a while, the rate accuracy will be approximately 1 ppm if the surrounding temperature is constant. Normally it will take 20 minutes to reach full accuracy.

61

Time synchronization

Chapter 3 Basic IED functions

Time-out on synchronization sources All synchronization interfaces has a time-out, and a configured interface must receive time-messages regularly, in order not to give a TSYNCERR. Normally, the time-out is set so that one message can be lost without getting a TSYNCERR, but if more than one message is lost, a TSYNCERR will be given. 4.2.3 Synchronization alternatives Three main alternatives of external time synchronization are available. Either the synchronization message is applied via any of the communication ports of the IED as a telegram message including date and time or as a minute pulse, connected to a binary input, or via GPS. The minute pulse is used to fine tune already existing time in the IEDs. Synchronization via SNTP SNTP provides a Ping-Pong method of synchronization. A message is sent from an IED to an SNTP-server, and the SNTP-server returns the message after filling in a reception time and a transmission time. SNTP operates via the normal Ethernet network that connects IEDs together in an IEC61850 network. For SNTP to operate properly, there must be a SNTP-server present, preferably in the same station. The SNTP synchronization provides an accuracy that will give 1 ms accuracy for binary inputs. The IED itself can be set as a SNTP-time server. Synchronization via Serial Communication Module (SLM) On the serial buses (both LON and SPA) two types of synchronization messages are sent. Coarse message is sent every minute and comprises complete date and time, i.e. year, month, day, hours, minutes, seconds and milliseconds. Fine message is sent every second and comprises only seconds and milliseconds.

IEC60870-5-103 is not used to synchronize the relay, but instead the offset between the local time in the relay and the time received from 103 is added to all times (in events and so on) sent via 103. In this way the relay acts as it is synchronized from various 103 sessions at the same time. Actually, there is a local time for each 103 session. The SLM module is located on the AD conversion Module (ADM). Synchronization via Built-in-GPS The built in GPS clock modules receives and decodes time information from the global positioning system. The modules are located on the GPS time synchronization Module (GSM). Synchronization via binary input The IED accepts minute pulses to a binary input. These minute pulses can be generated from e.g. station master clock. If the station master clock is not synchronized from a world wide source, time will be a relative time valid for the substation. Both positive and negative edge on the signal can be accepted. This signal is also considered as a fine signal. The minute pulse is connected to any channel on any Binary Input Module in the IED. The electrical characteristic is thereby the same as for any other binary input. If the objective of synchronization is to achieve a relative time within the substation and if no station master clock with minute pulse output is available, a simple minute pulse generator can be designed and used for synchronization of the IEDs. The minute pulse generator can be created using the logical elements and timers available in the IED.

62

Time synchronization

Chapter 3 Basic IED functions

The definition of a minute pulse is that it occurs one minute after the last pulse. As only the flanks are detected, the flank of the minute pulse shall occur one minute after the last flank. Binary minute pulses are checked with reference to frequency. Pulse data: Period time (a) should be 60 seconds. Pulse length (b): - Minimum pulse length should be >50 ms. - Maximum pulse length is optional. Amplitude (c) - please refer to section 2.9 "Binary input module (BIM)".

Deviations in the period time larger than 50 ms will cause TSYNCERR.

a b

c
en05000251.vsd

Figure 36:

Binary minute pulses

The default time-out-time for a minute pulse is two minutes, and if no valid minute pulse is received within two minutes a SYNCERR will be given. If contact bounces occurs, only the first pulse will be detected as a minute pulse. The next minute pulse will be registered first 60 s - 50 ms after the last contact bounce. If the minute pulses are perfect, e.g. it is exactly 60 seconds between the pulses, contact bounces might occur 49 ms after the actual minute pulse without effecting the system. If contact bounces occurs more than 50 ms, e.g. it is less than 59950 ms between the two most adjacent positive (or negative) flanks, the minute pulse will not be accepted. Example, binary synchronization A IED is configured to use only binary input, and a valid binary input is applied to a binary input card. The HMI is used to tell the IED the approximate time and the minute pulse is used to synchronize the IED thereafter. The definition of a minute pulse is that it occurs one minute after the previous minute pulse, so the first minute pulse is not used at all. The second minute pulse will probably be rejected due to the spike filter. The third pulse will give the IED a good time and will reset the time so that the fourth minute pulse will occur on a minute border. After the first three minutes, the time in the IED will be good if the coarse time is set properly via the HMI

63

Time synchronization

Chapter 3 Basic IED functions

or the RTC backup still keeps the time since last up-time. If the minute pulse is removed for instance for an hour, the internal time will drift by maximum the error rate in the internal clock. If the minute pulse is returned, the first pulse automatically is rejected. The second pulse will possibly be rejected due to the spike filter. The third pulse will either synchronize the time, if the time offset is more than 100 ms, or adjust the time, if the time offset is small enough. If the time is set, the application will be brought to a safe state before the time is set. If the time is adjusted, the time will reach its destination within 1.7 minutes. Synchronization via IRIG Synchronization with DNP3.0 The DNP3.0 communication can be ? to be the source of the Course time synchronisation. The fine synch source must be another when high accuracy time working is required. The IRIG interface to the IED supplies two possible synchronization methods, IRIG-B and PPS. IRIG-B IRIG-B is a protocol used only for time synchronization. A clock can provide local time of the year in this format. The B in IRIG-B states that 100 bits per second are transmitted, and the message is sent every second. After IRIG-B there is a number of figures stating if and how the signal is modulated and the information transmitted. To receive IRIG-B there are two connectors in the IRIG module, one galvanic BNC connector and one optical ST connector. IRIG-B 12x messages can be supplied via the galvanic interface, and IRIG-B 00x messages can be supplied via either the galvanic interface or the optical interface, where x (in 00x or 12x) means a figure in the range 1-7. 00 means that a base band is used, and the information can be fed into the IRIG-B module via the BNC contact or an optical fiber. 12 means that a 1 kHz modulation is used. In this case the information must go into the module via the BNC connector. If the x in 00x or 12x is 4, 5, 6 or 7, the time message from IRIG-B contains information of the year. If x is 0, 1, 2 or 3, the information only contains the time within the year, and year information has to come from the tool or HMI. The IRIG Module also takes care of IEEE1344 messages that are sent by many IRIG-B clocks, as IRIG-B previously did not have any year information. IEE1344 is compatible with IRIG-B and contains year information and information of time-zone. It is recommended to use IEEE 1344 for supplying time information to the IRIG module. In this case, also send the local time in the messages, as this local time plus the TZ Offset supplied in the message equals UTC at all times. PPS An optical PPS signal can be supplied to the optical interface of the IRIG module. The PPS signal is a transition from dark to light, that occurs 1 second +- 2 us after another PPS signal. The allowed jitter of 2 us is settable.

64

Time synchronization

Chapter 3 Basic IED functions

4.3

Function block
TIMETIME TSYNCERR RTCERR en05000425.vsd

Figure 37:

TIME function block

4.4

Output signals
Table 20:
Signal

Output signals for the TIME (TIME-) function block

Description

TSYNCERR RTCERR

Time synchronization error Real time clock error

4.5

Setting parameters
Path in local HMI: Setting/Time Path in PCM 600: Settings/Time/Synchronization
Table 21:
Parameter

Basic general settings for the TimeSynch (TSYN-) function

Range Step Default Unit Description

CoarseSyncSrc

Off SPA LON SNTP DNP Off SPA LON BIN GPS GPS+SPA GPS+LON GPS+BIN SNTP GPS+SNTP IRIG-B GPS+IRIG-B PPS Off SNTP-Server

Off

Coarse time synchronization source

FineSyncSource

Off

Fine time synchronization source

SyncMaster

Off

Activate IEDas synchronization master

65

Time synchronization

Chapter 3 Basic IED functions

Table 22:
Parameter

General settings for the TimeSynchBIN (TBIN-) function

Range Step Default Unit Description

ModulePosition

3 - 16

Hardware position of IO module for time synchronization Binary input number for time synchronization Positive or negative edge detection

BinaryInput BinDetection

1 - 16 PositiveEdge NegativeEdge

1 -

1 PositiveEdge

Table 23:
Parameter

General settings for the TimeSynchSNTP (TSNT-) function

Range Step Default Unit Description

ServerIP-Add RedServIP-Add

0 - 18 0 - 18

1 1

0.0.0.0 0.0.0.0

Server IP-address Redundant server IP-address

Table 24:
Parameter

General settings for the DaySumDSTBegin (TSTB-) function

Range Step Default Unit Description

MonthInYear

January February March April May June July August September October November December Sunday Monday Tuesday Wednesday Thursday Friday Saturday Last First Second Third Fourth 0 - 86400

March

Month in year when daylight time starts

DayInWeek

Sunday

Day in week when daylight time starts

WeekInMonth

Last

Week in month when daylight time starts

UTCTimeOfDay

3600

UTC Time of day in seconds when daylight time starts

66

Time synchronization

Chapter 3 Basic IED functions

Table 25:
Parameter

General settings for the DaySumTimeEnd (TSTE-) function

Range Step Default Unit Description

MonthInYear

January February March April May June July August September October November December Sunday Monday Tuesday Wednesday Thursday Friday Saturday Last First Second Third Fourth 0 - 86400

October

Month in year when daylight time ends

DayInWeek

Sunday

Day in week when daylight time ends

WeekInMonth

Last

Week in month when daylight time ends

UTCTimeOfDay

3600

UTC Time of day in seconds when daylight time ends

Table 26:
Parameter

General settings for the TimeZone (TZON-) function

Range Step Default Unit Description

NoHalfHourUTC

-24 - 24

Number of half-hours from UTC

67

Time synchronization

Chapter 3 Basic IED functions

Table 27:
Parameter

Basic general settings for the TimeSynchIRIGB (TIRI-) function

Range Step Default Unit Description

SynchType TimeDomain Encoding

BNC Opto LocalTime UTC IRIG-B 1344 1344TZ MinusTZ PlusTZ

Opto LocalTime IRIG-B

Type of synchronization Time domain Type of encoding

TimeZoneAs1344

PlusTZ

Time zone as in 1344 standard

4.6

Technical data
Table 28:
Function

Time synchronization, time tagging

Value

Time tagging resolution, Events and Sampled Measurement Values Time tagging error with synchronization once/min (minute pulse synchronization), Events and Sampled Measurement Values Time tagging error with SNTP synchronization, Sampled Measurement Values

1 ms
1.0 ms typically

1.0 ms typically

68

Parameter setting groups

Chapter 3 Basic IED functions

5
5.1

Parameter setting groups

Introduction
Use the six sets of settings to optimize IED operation for different system conditions. By creating and switching between fine tuned setting sets, either from the human-machine interface or configurable binary inputs, results in a highly adaptable IED that can cope with a variety of system scenarios.

5.2

Principle of operation
The ACGR function block has six functional inputs, each corresponding to one of the setting groups stored in the IED. Activation of any of these inputs changes the active setting group. Seven functional output signals are available for configuration purposes, so that up to date information on the active setting group is always available. A setting group is selected by using the local HMI, from a front connected personal computer, remotely from the station control or station monitoring system or by activating the corresponding input to the ACGR function block. Each input of the function block can be configured to connect to any of the binary inputs in the IED. To do this the PCM 600 configuration tool must be used. The external control signals are used for activating a suitable setting group when adaptive functionality is necessary. Input signals that should activate setting groups must be either permanent or a pulse exceeding 400 ms. More than one input may be activated at the same time. In such cases the lower order setting group has priority. This means that if for example both group four and group two are set to activate, group two will be the one activated. Every time the active group is changed, the output signal SETCHGD is sending a pulse. The parameter MAXSETGR defines the maximum number of setting groups in use to switch between.

69

Parameter setting groups

Chapter 3 Basic IED functions

Figure 38:

Connection of the function to external circuits

The above example also includes seven output signals, for confirmation of which group that is active. The SGC function block has an input where the number of setting groups used is defined. Switching can only be done within that number of groups. The number of setting groups selected to be used will be filtered so only the setting groups used will be shown on the PST setting tool.

5.3

Function block
ACGRActiveGroup ACTGRP1 GRP1 ACTGRP2 GRP2 ACTGRP3 GRP3 ACTGRP4 GRP4 ACTGRP5 GRP5 ACTGRP6 GRP6 SETCHGD en05000433.vsd

Figure 39:

ACGR function block

70

Parameter setting groups

Chapter 3 Basic IED functions

SGC-NoOfSetGrp MAXSETGR en05000716.vsd

5.4

Input and output signals

Table 29:
Signal

Input signals for the ActiveGroup (ACGR-) function block

Description

ACTGRP1 ACTGRP2 ACTGRP3 ACTGRP4 ACTGRP5 ACTGRP6

Selects setting group 1 as active Selects setting group 2 as active Selects setting group 3 as active Selects setting group 4 as active Selects setting group 5 as active Selects setting group 6 as active

Table 30:
Signal

Output signals for the ActiveGroup (ACGR-) function block

Description

GRP1 GRP2 GRP3 GRP4 GRP5 GRP6 SETCHGD

Setting group 1 is active Setting group 2 is active Setting group 3 is active Setting group 4 is active Setting group 5 is active Setting group 6 is active Pulse when setting changed

5.5

Setting parameters
Table 31:
Parameter

General settings for the ActiveGroup (ACGR-) function

Range Step Default Unit Description

0.0 - 10.0

0.1

1.0

Pulse length of pulse when setting changed

71

Parameter setting groups

Chapter 3 Basic IED functions

Table 32:
Parameter

General settings for the NoOfSetGrp (SGC--) function

Range Step Default Unit Description

ActiveSetGrp

SettingGroup1 SettingGroup2 SettingGroup3 SettingGroup4 SettingGroup5 SettingGroup6 1-6

SettingGroup1

ActiveSettingGroup

NoOfSetGrp

No

Number of possible setting groups to switch between

72

Test mode functionality

Chapter 3 Basic IED functions

6
6.1

Test mode functionality

Introduction
Most of the functions in the IED can individually be blocked by means of settings from the local HMI or PST. To enable these blockings the IED must be set in test mode. When leaving the test mode, i.e. entering normal mode, these blockings are disabled and everything is set to normal operation. All testing will be done with actually set and configured values within the IED. No settings will be changed, thus mistakes are avoided.

6.2

Principle of operation
To be able to test the functions in the IED, you must set the terminal in the TEST mode. There are two ways of setting the terminal in the TEST mode: By configuration, activating the input of the function block TEST. By setting TestMode to On in the local HMI, under the menu: TEST/IED test mode.

While the IED is in test mode, the ACTIVE output of the function block TEST is activated. The other two outputs of the function block TEST are showing which is the generator of the Test mode: On state input from configuration (OUTPUT output activated) or setting from LHMI (SETTING output activated). While the IED is in test mode, the yellow START LED will flash and all functions are blocked. Any function can be de-blocked individually regarding functionality and event signalling. Most of the functions in the IED can individually be blocked by means of settings from the local HMI. To enable these blockings the IED must be set in test mode (the output ACTIVE in function block TEST is set to true), see example in figure 40. When leaving the test mode, i.e. entering normal mode, these blockings are disabled and everything is set to normal operation. All testing will be done with actually set and configured values within the IED. No settings will be changed, thus no mistakes are possible. The blocked functions will still be blocked next time entering the test mode, if the blockings were not reset. The blocking of a function concerns all output signals from the actual function, so no outputs will be activated. The TEST function block might be used to automatically block functions when a test handle is inserted in a test switch. A contact in the test switch (RTXP24 contact 29-30) can supply a binary input which in turn is configured to the TEST function block. Each of the protection functions includes the blocking from TEST function block. A typical example from the undervoltage function is shown in figure 40. The functions can also be blocked from sending events over IEC 61850 station bus to prevent filling station and SCADA databases with test events e.g. during a maintenance test.

73

Test mode functionality

Chapter 3 Basic IED functions

Disconnection

Normal voltage U1< U2<

tBlkUV1 < t1,t1Min IntBlkStVal1 IntBlkStVal2 Time Block step 1 Block step 2
en05000466.vsd

tBlkUV2 < t2,t2Min

Figure 40:

Example of blocking the time delayed undervoltage protection function.

6.3

Function block
TESTTest INPUT ACTIVE OUTPUT SETTING en05000443.vsd

Figure 41:

TEST function block

74

Test mode functionality

Chapter 3 Basic IED functions

6.4

Input and output signals

Table 33:
Signal

Input signals for the Test (TEST-) function block

Description

INPUT

Sets terminal in test mode when active

Table 34:
Signal

Output signals for the Test (TEST-) function block

Description

ACTIVE OUTPUT SETTING NOEVENT

Terminal in test mode when active Test input is active Test mode setting is (On) or not (Off) Event disabled during testmode

6.5

Setting parameters
Table 35:
Parameter

Basic general settings for the Test (TEST-) function

Range Step Default Unit Description

TestMode EventDisable CmdTestBit

Off On Off On Off On

Off Off Off

Test mode in operation (On) or not (Off) Event disable during testmode Command bit for test required or not during testmode

75

IED identifiers

Chapter 3 Basic IED functions

7
7.1

IED identifiers
Introduction
There are two functions that allow you to identify each IED individually: ProductInformation function has seven pre-set, settings that are unchangeable but nevertheless very important: IED Type ProductDef FirmwareVer IEDMainFunType SerialNo. Ordering No. ProductionDate.

The settings are visable on the local HMI, under: Diagnostics/IED Status/ProductIdentifiers They are very helpful in case of support process (such as repair or maintenance). TerminalID function is allowing you to identify the individual IED in your system, not only in the substation, but in a whole region or a country.

7.2

Setting parameters
Table 36:
Parameter

General settings for the TerminalID (TEID-) function

Range Step Default Unit Description

StationName StationNumber ObjectName ObjectNumber UnitName UnitNumber

0 - 18 0 - 99999 0 - 18 0 - 99999 0 - 18 0 - 99999

1 1 1 1 1 1

Station name 0 Object name 0 Unit name 0

Station name Station number Object name Object number Unit name Unit number

76

Signal matrix for binary inputs (SMBI)

Chapter 3 Basic IED functions

8
8.1

Signal matrix for binary inputs (SMBI)

Introduction
The SMBI function block is used within the CAP tool in direct relation with the Signal Matrix Tool SMT (please see the overview of the engineering process in the Application manual, chapter Engineering of the IED). It represents the way binary inputs are brought in for one IED 670 configuration.

8.2

Principle of operation
The SMBI function block, see figure 42, receives its inputs from the real (hardware) binary inputs via the SMT, and makes them available to the rest of the configuration via its outputs, named BI1 to BI10. The inputs, as well as the whole block, can be tag-named. These tags will be represented in SMT as information which signals shall be connected between physical IO and the SMBI function block.

8.3

Function block
SI01SMBI INSTNAME BI1NAME BI2NAME BI3NAME BI4NAME BI5NAME BI6NAME BI7NAME BI8NAME BI9NAME BI10NAME BI1 BI2 BI3 BI4 BI5 BI6 BI7 BI8 BI9 BI10

en05000434.vsd

Figure 42:

SI function block

8.4

Input and output signals

Table 37:
Signal

Output signals for the SMBI (SI01-) function block

Description

BI1 BI2 BI3 BI4 BI5

Binary input 1 Binary input 2 Binary input 3 Binary input 4 Binary input 5

77

Signal matrix for binary inputs (SMBI)

Chapter 3 Basic IED functions

Signal

Description

BI6 BI7 BI8 BI9 BI10

Binary input 6 Binary input 7 Binary input 8 Binary input 9 Binary input 10

78

Signal matrix for binary outputs (SMBO)

Chapter 3 Basic IED functions

9
9.1

Signal matrix for binary outputs (SMBO)

Introduction
The SMBO function block is used within the CAP tool in direct relation with the Signal Matrix Tool SMT (please see the overview of the engineering process in the Application manual, chapter Engineering of the IED). It represents the way binary outputs are sent from one IED 670 configuration.

9.2

Principle of operation
The SMBO function block, see figure 43, receives logical signal from the IED configuration, which is transferring to the real (hardware) outputs, via the SMT. The inputs in the SMBO are named BO1 to BO10 and they, as well as the whole function block, can be tag-named. The name tags will appear in SMT as information which signals shall be connected between physical IO and the SMBO.

9.3

Function block
SO01SMBO BO1 BO2 BO3 BO4 BO5 BO6 BO7 BO8 BO9 BO10 INSTNAME BO1NAME BO2NAME BO3NAME BO4NAME BO5NAME BO6NAME BO7NAME BO8NAME BO9NAME BO10NAME en05000439.vsd

Figure 43:

SO function block

9.4

Input and output signals

Table 38:
Signal

Input signals for the SMBO (SO01-) function block

Description

BO1 BO2 BO3 BO4 BO5

Signal name for BO1 in Signal Matrix Tool Signal name for BO2 in Signal Matrix Tool Signal name for BO3 in Signal Matrix Tool Signal name for BO4 in Signal Matrix Tool Signal name for BO5 in Signal Matrix Tool

79

Signal matrix for binary outputs (SMBO)

Chapter 3 Basic IED functions

Signal

Description

BO6 BO7 BO8 BO9 BO10

Signal name for BO6 in Signal Matrix Tool Signal name for BO7 in Signal Matrix Tool Signal name for BO8 in Signal Matrix Tool Signal name for BO9 in Signal Matrix Tool Signal name for BO10 in Signal Matrix Tool

80

Signal matrix for mA inputs (SMMI)

Chapter 3 Basic IED functions

10
10.1

Signal matrix for mA inputs (SMMI)

Introduction
The SMMI function block is used within the CAP tool in direct relation with the Signal Matrix Tool SMT (please see the overview of the engineering process in the Application manual, chapter Engineering of the IED). It represents the way milliamp (mA) inputs are brought in for one IED670 configuration.

10.2

Principle of operation
The SMMI function block, see figure 44, receives its inputs from the real (hardware) mA inputs via the SMT, and makes them available to the rest of the configuration via its analog outputs, named AI1 to AI6. The inputs, as well as the whole block, can be tag-named. These tags will be represented in SMT. The outputs on the SMMI are normally connected to the MVGGIO function block for further use of the mA signals.

10.3

Function block
SMI1SMMI INSTNAME AI1NAME AI2NAME AI3NAME AI4NAME AI5NAME AI6NAME AI1 AI2 AI3 AI4 AI5 AI6

en05000440.vsd

Figure 44:

SMI function block

10.4

Input and output signals

Table 39:
Signal

Output signals for the SMMI (SMI1-) function block

Description

AI1 AI2 AI3 AI4 AI5 AI6

Analog milliampere input 1 Analog milliampere input 2 Analog milliampere input 3 Analog milliampere input 4 Analog milliampere input 5 Analog milliampere input 6

81

Signal matrix for analog inputs (SMAI)

Chapter 3 Basic IED functions

11
11.1

Signal matrix for analog inputs (SMAI)

Introduction
The SMAI function block (or the pre-processing function block, as it is also known) is used within the PCM 600 in direct relation with the Signal Matrix Tool SMT (please see the overview of the engineering process in the Application manual, chapter Engineering of the IED). It represents the way analog inputs are brought in for one IED 670 configuration.

11.2

Principle of operation
Every SMAI function block can receive four analog signals (three phases and one neutral value), either voltage or current, see figure 45 and figure 46. The outputs of the SMAI are giving information about every aspect of the 3ph analog signals acquired (phase angle, RMS value, frequency and frequency derivates etc. 244 values in total). The BLOCK input will reset to 0 all the outputs of the function block. The output singal AI1 to AI4 are direct output of the in SMT connected input to AI1 to AI4. AIN is always the neutral current, calculated residual sum or the signal connected to AI4. Note that function block will always calculate the residual sum of current/voltage if the input is not connected in SMT. Applications with a few exceptions (HEDIF, BBDIF) shall always be connected to AI3P.

11.3

Function block
PR01SMAI BLOCK DFTSPFC GRPNAME AI1NAME AI2NAME AI3NAME AI4NAME TYPE SYNCOUT SPFCOUT AI3P AI1 AI2 AI3 AI4 AIN NOSMPLCY en05000705.vsd

Figure 45:

PR01 function block

PR02SMAI BLOCK GRPNAME AI1NAME AI2NAME AI3NAME AI4NAME TYPE AI3P AI1 AI2 AI3 AI4 AIN en07000130.vsd

Figure 46:

PR0212 function block

82

Signal matrix for analog inputs (SMAI)

Chapter 3 Basic IED functions

11.4

Input and output signals

Table 40:
Signal

Input signals for the SMAI (PR01-) function block

Description

BLOCK DFTSYNC DFTSPFC

Block group 1 Synchronisation of DFT calculation Number of samples per fundamental cycle used for DFT calculation

Table 41:
Signal

Output signals for the SMAI (PR01-) function block

Description

SYNCOUT SPFCOUT AI3P AI1 AI2 AI3 AI4 AIN

Synchronisation signal from internal DFT reference function Number of samples per fundamental cycle from internal DFT reference function Group 1 analog input 3-phase group Group 1 analog input 1 Group 1 analog input 2 Group 1 analog input 3 Group 1 analog input 4 Group 1 analog input residual for disturbance recorder

Table 42:
Signal

Input signals for the SMAI (PR02-) function block

Description

BLOCK

Block group 2

Table 43:
Signal

Output signals for the SMAI (PR02-) function block

Description

AI3P AI1 AI2 AI3 AI4 AIN

Group 2 analog input 3-phase group Group 2 analog input 1 Group 2 analog input 2 Group 2 analog input 3 Group 2 analog input 4 Group 2 analog input residual for disturbance recorder

83

Signal matrix for analog inputs (SMAI)

Chapter 3 Basic IED functions

11.5

Setting parameters Note!

Settings DFTRefExtOut and DFTReference shall be set to default value InternalDFTRef if no VT inputs are available. Internal nominal frequency DFT reference is then the reference.
Table 44:
Parameter

Basic general settings for the SMAI (PR01-) function

Range Step Default Unit Description

DFTRefExtOut

InternalDFTRef AdDFTRefCh1 AdDFTRefCh2 AdDFTRefCh3 AdDFTRefCh4 AdDFTRefCh5 AdDFTRefCh6 AdDFTRefCh7 AdDFTRefCh8 AdDFTRefCh9 AdDFTRefCh10 AdDFTRefCh11 AdDFTRefCh12 External DFT ref InternalDFTRef AdDFTRefCh1 AdDFTRefCh2 AdDFTRefCh3 AdDFTRefCh4 AdDFTRefCh5 AdDFTRefCh6 AdDFTRefCh7 AdDFTRefCh8 AdDFTRefCh9 AdDFTRefCh10 AdDFTRefCh11 AdDFTRefCh12 External DFT ref Ph-N Ph-Ph 1-2

InternalDFTRef

DFT reference for external output

DFTReference

InternalDFTRef

DFT reference

ConnectionType TYPE

Ph-N 1

Ch

Input connection type 1=Voltage,2=Current

84

Signal matrix for analog inputs (SMAI)

Chapter 3 Basic IED functions

Table 45:
Parameter

Advanced general settings for the SMAI (PR01-) function

Range Step Default Unit Description

Negation

Off NegateN Negate3Ph Negate3Ph+N 5 - 200 0.05 - 2000.00

Off

Negation

MinValFreqMeas UBase

1 0.05

10 400.00

% kV

Limit for frequency calculation in % of UBase Base Voltage

Table 46:
Parameter

Basic general settings for the SMAI (PR02-) function

Range Step Default Unit Description

DFTReference

InternalDFTRef AdDFTRefCh1 AdDFTRefCh2 AdDFTRefCh3 AdDFTRefCh4 AdDFTRefCh5 AdDFTRefCh6 AdDFTRefCh7 AdDFTRefCh8 AdDFTRefCh9 AdDFTRefCh10 AdDFTRefCh11 AdDFTRefCh12 External DFT ref Ph-N Ph-Ph 1-2

InternalDFTRef

DFT reference

ConnectionType TYPE

Ph-N 1

Ch

Input connection type 1=Voltage,2=Current

Table 47:
Parameter

Advanced general settings for the SMAI (PR02-) function

Range Step Default Unit Description

Negation

Off NegateN Negate3Ph Negate3Ph+N 5 - 200 0.05 - 2000.00

Off

Negation

MinValFreqMeas UBase

1 0.05

10 400.00

% kV

Limit for frequency calculation in % of UBase Base Voltage

85

Summation block 3 phase (SUM3Ph)

Chapter 3 Basic IED functions

12
12.1

Summation block 3 phase (SUM3Ph)

Introduction
The SUM3Ph function block is used in order to get the sum of two sets of 3 ph analog signals (of the same type) for those IED functions that might need it.

12.2

Principle of operation
The summation block receives the 3ph signals from the SMAI blocks, see figure 47. In the same way, the BLOCK input will reset to 0 all the outputs of the function block.

12.3

Function block
SU01Sum3Ph BLOCK DFTSYNC DFTSPFC G1AI3P G2AI3P AI3P AI1 AI2 AI3 AI4 en05000441.vsd

Figure 47:

SU function block

12.4

Input and output signals

Table 48:
Signal

Input signals for the Sum3Ph (SU01-) function block

Description

BLOCK DFTSYNC DFTSPFC G1AI3P G2AI3P

Block Synchronisation of DFT calculation Number of samples per fundamental cycle used for DFT calculation Group 1 analog input 3-phase group Group 2 analog input 3-phase group

Table 49:
Signal

Output signals for the Sum3Ph (SU01-) function block

Description

AI3P AI1 AI2 AI3 AI4

Group analog input 3-phase group Group 1 analog input Group 2 analog input Group 3 analog input Group 4 analog input

86

Summation block 3 phase (SUM3Ph)

Chapter 3 Basic IED functions

12.5

Setting parameters Note!

Settings DFTRefExtOut and DFTReference shall be set to default value InternalDFTRef if no VT inputs are available.
Table 50:
Parameter

Basic general settings for the Sum3Ph (SU01-) function

Range Step Default Unit Description

SummationType

Group1+Group2 Group1-Group2 Group2-Group1 -(Group1+Group2) InternalDFTRef AdDFTRefCh1 External DFT ref -

Group1+Group2

Summation type

DFTReference

InternalDFTRef

DFT reference

Table 51:
Parameter

Advanced general settings for the Sum3Ph (SU01-) function

Range Step Default Unit Description

FreqMeasMinVal

5 - 200

10

Amplitude limit for frequency calculation in % of Ubase Base voltage

UBase

0.05 - 2000.00

0.05

400.00

kV

87

Authority status (AUTS)

Chapter 3 Basic IED functions

13
13.1

Authority status (AUTS)

Introduction
The AUTS function block (or the authority status function block) is an indication function block, which informs about two events related to the IED and the user authorization: the fact that at least one user has tried to log on wrongly into the IED and it was blocked (the output USRBLKED) the fact that at least one user is logged on (the output LOGGEDON)

13.2

Principle of operation
Whenever on of the two events described above happens, the specific output (USRBLKED or LOGGEDON) will be activated. The output can e.g. be connected on Event function block for LON/SPA. The signals are also available on IEC 61850 station bus.

13.3

Function block
AUTSAuthStatus USRBLKED LOGGEDON en06000503.vsd

Figure 48:

AUTS function block

13.4

Output signals
Table 52:
Signal

Output signals for the AuthStatus (AUTS-) function block

Description

USRBLKED LOGGEDON

At least one user is blocked by invalid password At least one user is logged on

13.5

Setting parameters
The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

88

Goose binary receive

Chapter 3 Basic IED functions

14
14.1

Goose binary receive

Function block
GB01GooseBinRcv BLOCK INSTNAME OUT1 OUT1VAL OUT2 OUT2VAL OUT3 OUT3VAL OUT4 OUT4VAL OUT5 OUT5VAL OUT6 OUT6VAL OUT7 OUT7VAL OUT8 OUT8VAL OUT9 OUT9VAL OUT10 OUT10VAL OUT11 OUT11VAL OUT12 OUT12VAL OUT13 OUT13VAL OUT14 OUT14VAL OUT15 OUT15VAL OUT16 OUT16VAL OUT1NAM OUT2NAM OUT3NAM OUT4NAM OUT5NAM OUT6NAM OUT7NAM OUT8NAM OUT9NAM OUT10NAM OUT11NAM OUT12NAM OUT13NAM OUT14NAM OUT15NAM OUT16NAM en07000047.vsd

Figure 49:

GB function block

89

Goose binary receive

Chapter 3 Basic IED functions

14.2

Input and output signals

Table 53:
Signal

Input signals for the GooseBinRcv (GB01-) function block

Description

BLOCK INSTNAME

Block of output signals Instance name in Signal Matrix Tool

Table 54:
Signal

Output signals for the GooseBinRcv (GB01-) function block

Description

OUT1 OUT1VAL OUT2 OUT2VAL OUT3 OUT3VAL OUT4 OUT4VAL OUT5 OUT5VAL OUT6 OUT6VAL OUT7 OUT7VAL OUT8 OUT8VAL OUT9 OUT9VAL OUT10 OUT10VAL OUT11 OUT11VAL OUT12 OUT12VAL OUT13 OUT13VAL OUT14 OUT14VAL OUT15 OUT15VAL OUT16

Binary output 1 Valid data on binary output 1 Binary output 2 Valid data on binary output 2 Binary output 3 Valid data on binary output 3 Binary output 4 Valid data on binary output 4 Binary output 5 Valid data on binary output 5 Binary output 6 Valid data on binary output 6 Binary output 7 Valid data on binary output 7 Binary output 8 Valid data on binary output 8 Binary output 9 Valid data on binary output 9 Binary output 10 Valid data on binary output 10 Binary output 11 Valid data on binary output 11 Binary output 12 Valid data on binary output 12 Binary output 13 Valid data on binary output 13 Binary output 14 Valid data on binary output 14 Binary output 15 Valid data on binary output 15 Binary output 16

90

Goose binary receive

Chapter 3 Basic IED functions

Signal

Description

OUT16VAL OUT1NAM OUT2NAM OUT3NAM OUT4NAM OUT5NAM OUT6NAM OUT7NAM OUT8NAM OUT9NAM OUT10NAM OUT11NAM OUT12NAM OUT13NAM OUT14NAM OUT15NAM OUT16NAM

Valid data on binary output 16 Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool Signal name for reservation request in Signal Matrix Tool

14.3

Setting parameters
Table 55:
Parameter

Basic general settings for the GooseBinRcv (GB01-) function

Range Step Default Unit Description

Operation

Off On

Off

Operation Off/On

91

Goose binary receive

Chapter 3 Basic IED functions

92

About this chapter

Chapter 4 Differential protection

Chapter 4 Differential protection

About this chapter This chapter describes the measuring principles, functions and parameters used in differential protection.

93

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Transformer differential protection (PDIF, 87T)

Table 56: Transformer differential protection, two winding
IEC 60617 graphical symbol: Function block name: T2DxANSI number: 87T IEC 61850 logical node name:

T2WPDIF

3Id/I

Table 57:

Transformer differential protection, three winding

IEC 60617 graphical symbol:

Function block name: T3DxANSI number: 87T IEC 61850 logical node name:

T3WPDIF

3Id/I

1.1

Introduction
The REx 670 differential function for two winding and three winding transformers is provided with internal CT ratio matching and vector group compensation, when required zero sequence current elimination is made internally in the software. The function can be provided with up to six three phase sets of current inputs. All current inputs are provided with percentage bias restraint features, making the REx 670 suitable for two- or three winding transformers in multi-breaker station arrangements.

94

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

2-winding applications

2-winding power transformer

xx05000048.vsd

xx05000049.vsd

2-winding power transformer with unconnected delta tertiary winding 2-winding power transformer with 2 circuit breakers on one side 2-winding power transformer with 2 circuit breakers and 2 CT-sets on both sides

xx05000050.vsd

xx05000051.vsd

3-winding applications

3-winding power transformer with all three windings connected

xx05000052.vsd

3-winding power transformer with 2 circuit breakers and 2 CT-sets on one side

xx05000053.vsd

Autotransformer with 2 circuit breakers and 2 CT-sets on 2 out of 3 sides

xx05000057.vsd

Figure 50:

CT group arrangement for differential protection and other protections

95

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

The setting facilities cover for applications of the differential protection to all types of power transformers and autotransformers with or without on-load tap-changer as well as for shunt reactor or and local feeder within the station. An adaptive stabilizing feature is included for heavy through-faults. By introducing the tap changer position, the differential protection pick-up can be set to optimum sensitivity covering internal faults with low fault level. Stabilization is included for inrush currents respectively for overexcitation condition. Adaptive stabilization is also included for system recovery inrush and CT saturation for external faults. A fast high set unrestrained differential current protection is included for very high speed tripping at high internal fault currents. Innovative sensitive differential protection feature, based on the theory of symmetrical components, offers best possible coverage for power transformer windings turn-to-turn faults.

1.2

Principle of operation
The task of the power transformer differential protection is to determine whether a fault is within the protected zone, or outside the protected zone. The protected zone is delimited by the position of current transformers (see figure 51), and in principle can include more objects than just transformer. If the fault is found to be internal, the faulty power transformer must be quickly disconnected. The main CTs are normally supposed to be starWYE connected. The main CTs can be stared in any way (i.e. either "ToObject" or "FromObject"). However internally the differential function will always use reference directions towards the protected transformer as shown in figure 51. Thus the IED will always internally measure the currents on all sides of the power transformer with the same reference direction towards the power transformer windings.

IW1 Z1S1 IW1

IW2 Z1S2 IW2

E1S1

E1S2

IED

en05000186.vsd

Figure 51:

Typical CT location and definition of positive current direction

Even in a healthy power transformer, the currents are generally not equal when they flow through the power transformer, due to the turn"s ratio and the connection group of the protected transformer. Therefore the differential protection must first correlate all currents to each other before any calculation can be performed.

96

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

In numerical differential protections this correlation and comparison is performed mathematically. First, compensation for the protected transformer transformation ratio and connection group is made, and then the currents are compared. This makes the external auxiliary (i.e. interposing) current transformers unnecessary. Conversion of all currents to the common reference side of the power transformer is performed by pre-programmed coefficient matrices, which depend on the protected power transform transformation ratio and connection group. Once the power transformer vector group and rated currents and voltages has been entered by the user, the differential protection is capable to calculate off-line matrix coefficients in order to perform the required on-line current comparison in accordance with the fixed equation. Numerical IEDs have brought a large number of well-known advantages and new functionality to the protective relaying. One of the benefits is the simplicity and accuracy of calculating symmetrical components from individual phase quantities. Within the firmware of a numerical IED, it is no more difficult to calculate negative-sequence components than it is to calculate zero-sequence components. Diversity of operation principles integrated in the same protection function enhances the overall performance without a significant increase in cost. A novelty in power transformer differential protection, namely the negative-sequence-current-based internal-external fault discriminator, is used with advantage in order to determine whether a fault is internal or external. Indeed, the internal-external fault discriminator not only positively discriminates between internal and external faults, but can as well independently detect minor faults which may not be felt by the "usual" differential protection based on operate-restrain characteristic. 1.2.1 Function calculation principles To make a differential IED as sensitive and stable as possible, restrained differential characteristic have been developed and are now adopted as the general practice in the protection of power transformers. The protection should be provided with a proportional bias, which makes the protection operate for a certain percentage differential current related to the current through the transformer. This stabilizes the protection under through fault conditions while still permitting the system to have good basic sensitivity. The following chapters explain how these quantities are calculated. Fundamental frequency differential currents The fundamental frequency differential current is a vectorial sum (i.e. sum of fundamental frequency phasors) of the individual phase currents from different side of the protected power transformer. Before any differential current can be calculated, the power transformer phase shift, and its transformation ratio, must be allowed for. Conversion of all currents to a common reference is performed in two steps: all current phasors are phase-shifted to (i.e. referred to) the phase-reference side, (whenever possible a first winding with starWYE connection) all currents magnitudes are always referred to the first winding of the power transformer (typically transformer high-voltage side)

97

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

The two steps of conversion are made simultaneously on-line by the pre-programmed coefficient matrices, as shown in equation 1 for a two-winding power transformer, and in equation 2 for a three-winding power transformer.

Note!
These are internal compensation within the differential function. The protected power transformer data are always entered as they are given on the nameplate. Differential function will by it self correlate nameplate data and select proper reference windings.

IDL1 IL1_ W 1 IL1_ W 2 IDL 2 = A IL 2 _ W 1 + Un _ W 2 B IL 2 _ W 2 Un _ W 1 IDL 3 IL 3 _ W 1 IL 3 _ W 2

1 2 3
(Equation 1)

where: 1. 2. 3. is Differential Currents is Differential current contribution from W1 side is Differential current contribution from W2 side

IDL1 IL1_ W 1 IL1_ W 2 IL1_ W 3 IDL 2 = A IL 2 _ W 1 + Vn _ W 2 B IL 2 _ W 2 + Vn _ W 3 C IL 2 _ W 3 Vn _ W 1 Vn _ W 1 IDL3 IL3 _ W 2 IL3 _ W 3 IL3 _ W 1

1 2 3 4
(Equation 2)

where: 1. 2. 3. 4. is Differential Currents is Differential current contribution from W1 side is Differential current contribution from W2 side is Differential current contribution from W3 side

98

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

and where, for equation 1 and equation 2: IDL1 IDL2 IDL3 IL1_W1 IL2_W1 IL3_W1 IL1_W2 IL2_W2 IL3_W2 IL1_W3 IL2_W3 IL3_W3 Ur_W1 Ur_W2 Ur_W3 A, B & C is the fundamental frequency differential current in phase L1 (in W1 side primary amperes) is the fundamental frequency differential current in phase L2 (in W1 side primary amperes) is the fundamental frequency differential current in phase L3C (in W1 side primary amperes) is the fundamental frequency phase current in phase L1 on W1 side is the fundamental frequency phase current in phase L2 on W1 side is the fundamental frequency phase current in phase L3 on W1 side is the fundamental frequency phase current in phase L1 on W2 side is the fundamental frequency phase current in phase L2 on W2 side is the fundamental frequency phase current in phase L3 is the fundamental frequency phase current in phase L1 on W3 side is the fundamental frequency phase current in phase L2 on W3 side is the fundamental frequency phase current in phase L3 on W3 side is transformer rated phase-to-phase voltage on W1 side (setting parameter) is transformer rated phase-to-phase voltage on W2 side (setting parameter) is transformer rated phase-to-phase voltage on W3 side (setting parameter) are three by three matrices with numerical coefficients

Values of the matrix A, B & C coefficients depend on: 1. Power transformer winding connection type, such as starWYE (i.e. Y/y) or delta (i.e. D/d) 2. Transformer vector group such as Yd1, Dy11, YNautod5, Yy0d5 etc., which introduce phase displacement between individual windings currents in multiples of 30. 3. Settings for elimination of zero sequence currents for individual windings. When the end user enters all these parameters, transformer differential function automatically calculates off-line the matrix coefficients. During this calculations the following rules are used: For the phase reference, the first winding with set starWYE (i.e. Y) connection is always used. For example, if the power transformer is a Yd1 power transformer, the HV winding (Y) is taken as the phase reference winding. If the power transformer is a Dy1, then the LV winding (y) is taken for the phase reference. If there is no starWYE connected winding, such as in Dd0 type of power transformers, then the HV delta winding (D) is automatically chosen as the phase reference winding. The fundamental frequency differential currents are in general composed of currents of all sequences, i.e. the positive-, the negative-, and the zero-sequence currents. If the zero-sequence currents are eliminated (see section "Optional Elimination of Zero-sequence Currents"), then

99

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

the differential currents can consist only of the positive-, and the negative-sequence currents. When the zero-sequence current is subtracted on one power transformer side, then it is subtracted from each individual phase current. As it can be seen from equation 1 and equation 2 the first entered winding (i.e. W1) is always taken for ampere level reference (i.e. current magnitudes from all other sides are always transferred to W1 side). In other words, within the differential protection function, all differential currents and bias current are always expressed in HV side primary Amperes. It can be shown that the values of the matrix A, B & C coefficients (see equation 1 and equation 2) can be in advanced pre-calculated depending on the relative phase shift between the reference winding and other power transformer windings. Table 58 summarizes the values of the matrices for all standard phase shifts between windings.
Table 58: Matrices for differential current calculation
Matrix with Zero Sequence Reduction set to On Matrix with Zero Sequence Reduction set to Off

Matrix for Reference Winding

2 1 1 1 1 2 1 3 1 1 2 1 -1 0 1 0 1 1 3 1 0 1

1 0 0 0 1 0 0 0 1
Not applicable. Matrix on the left used.

Matrix for winding with 30 lagging

Matrix for winding with 60 lagging

1 1 1 3 2

2 1 1

2 1

0 1 0 0 0 1 1 0 0
Not applicable. Matrix on the left used.

Matrix for winding with 90 lagging

0 -1 1 1 1 0 1 3 1 1 0

Matrix for winding with 120 lagging

1 1 2 1 2 1 1 3 1 2 1

0 0 1 1 0 0 0 1 0

100

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Matrix with Zero Sequence Reduction set to On

Matrix with Zero Sequence Reduction set to Off

Matrix for winding with 150 lagging

-1 0 1 1 1 0 3 0 1 1
1

Not applicable. Matrix on the left used.

Matrix for winding which is in opposite phase

2 1 1 3 1

2 1 1 2

1 0 0 0 1 0 0 0 1
Not applicable. Matrix on the left used.

Matrix for winding with 150 leading

-1 1 0 1 0 1 1 3 1 0 1 1 2 1 1 1 1 2 3 2 1 1

Matrix for winding with 120 leading

0 1 0 0 0 1 1 0 0
Not applicable. Matrix on the left used.

Matrix for winding with 90 leading

0 1 -1 1 -1 0 1 3 1 1 0
1 1 2 3 1
2 1 1

Matrix for winding with 60 leading

1 1 2

0 0 1 1 0 0 0 1 0
Not applicable. Matrix on the left used.

Matrix for winding with 30 leading

1 0 -1 1 -1 1 0 3 0 1 1

By using this table complete equation for calculation of fundamental frequency differential currents for two winding power transformer with YNd5 vector group and enabled zero sequence current reduction on HV side will be derived. From the given power transformer vector group the following is possible to be concluded:

101

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

1. HV winding will be used as reference winding and zero sequence currents shall be subtracted on that side 2. LV winding is lagging for 150 With help of table 58, the following matrix equation can be written for this power transformer:

IDL1 2 1 1 IL1_ W1 1 0 1 IL1_ W 2 IDL2 = 1 1 2 1 IL2 _ W1 + Ur _ W 2 1 1 1 0 IL2 _ W 2 3 Ur _ W1 3 3 1 1 2 3_ 1 0 1 1 3_ 2 IDL IL W IL W

(Equation 3)

where: IDL1 IDL2 IDL3 IL1_W1 IL2_W1 IL3_W1 IL1_W2 IL2_W2 IL3_W2 Ur_W1 Ur_W2 is the fundamental frequency differential current in phase L1 (in W1 side primary amperes) is the fundamental frequency differential current in phase L2 (in W1 side primary amperes) is the fundamental frequency differential current in phase L3 (in W1 side primary amperes) is the fundamental frequency phase current in phase L1 on W1 side is the fundamental frequency phase current in phase L2 on W1 side is the fundamental frequency phase current in phase L3 on W1 side is the fundamental frequency phase current in phase L1 on W2 side is the fundamental frequency phase current in phase L2 on W2 side is the fundamental frequency phase current in phase L3 on W2 side is transformer rated phase-to-phase voltage on W1 side (setting parameter) is transformer rated phase-to-phase voltage on W2 side (setting parameter)

As marked in equation 1 and equation 2, the first term on the right hand side of the equation, represents the total contribution from the individual phase currents from W1 side to the fundamental frequency differential currents compensated for eventual power transformer phase shift. The second term on the right hand side of the equation, represents the total contribution from the individual phase currents from W2 side to the fundamental frequency differential currents compensated for eventual power transformer phase shift and transferred to the power transformer W1 side. The third term on the right hand side of the equation, represents the total contribution from the individual phase currents from W3 side to the fundamental frequency differential currents compensated for eventual power transformer phase shift and transferred to the power transformer W1 side. These current contributions are important, because they are used for calculation of common bias current. The fundamental frequency differential currents are the "usual" differential currents, the magnitudes of which are applied in a phase-wise manner to the operate - restrain characteristic of the differential protection. The magnitudes of the differential currents can be read as service values

102

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

from the function and they are available as outputs IDL1MAG, IDL2MAG, IDL3MAG from the differential protection function block. Thus they can be connected to the disturbance recorder and automatically recorded during any external or internal fault condition. On-line compensation for on-load tap-changer movement On-load tap-changer (OLTC) is a mechanical device, which is used to stepwise change number of turns within one power transformer winding. Consequently the power transformer overall turns ratio is changed. Typically the OLTC is located within the HV winding (i.e. winding 1) of the power transformer. By operating OLTC it is possible to stepwise regulate voltage on the LV side of the power transformer. However at the same time the differential protection for power transformer is unbalanced. Differential function in IED 670 has built-in feature to continuously monitor the OLTC position and dynamically compensate on-line for changes in power transformer turns ratio. Differential currents are calculated as shown in equation 1and equation 2. If by setting parameters is defined on which winding OLTC is located and what is the no-load voltage change for each step the differential function will make no load voltage on that power transformer side dependent on actual OLTC position. Thus, if for example the OLTC is located within winding 1 the no-load voltage Vn_W1 will be treated as function of actual OLTC position in equation 1and equation 2. Thus for every OLTC position corresponding value for Ur_W1 will be calculated and used in above-mentioned equations. By doing this complete on-line compensation for OLTC movement is achieved. Differential protection will be ideally balanced for every OLTC position and no false differential current will appear irrespective on actual OLTC position. Typically the minimum differential protection pickup for power transformer with OLTC is set between 30% to 40%. However with this OLTC compensation feature it is possible to set differential protection in IED 670 to more sensitive pickup value of 15% to 20%. OLTC position is measured within IEC 670 by function block YLTC. Within this function block the OLTC position value is continuously monitored to insure its integrity. When any error with OLTC position is detected the alarm is given which shall be connected to the OLTCxAL input into the differential function block. While OLTCxAL input has logical value one the differential protection minimum pickup, originally defined by setting parameter IdMin, will be increased by the set range of the OLTC. Alternatively the differential current alarm feature can be used to alarm for any problems in the whole OLTC compensation chain. It shall be noted that: two-winding differential protection in IED 670 can on-line compensate for one OLTC within protected power transformer three-winding differential protection in IED 670 can on-line compensate for up to two OLTCs within protected power transformer

Differential current alarm Fundamental frequency differential current level is monitored all the time within the differential function. As soon as all three fundamental frequency differential currents are above set threshold defined by setting parameter IDiffAlarm a delay on pickup timer is started. When the pre-set time, defined by setting parameter tAlarmDelay, has expired the differential current alarm is generated and output signal IDALARM is set to logical value one. This feature can be effectively used to provide alarm when OLTC position compensation is used and something in the whole compensation chain goes wrong. This alarm can be as well used with some additional IED configuration logic to desensitize the differential function.

103

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Bias current The bias current is calculated as the highest current amongst individual winding current contributions to the total fundamental frequency differential currents, as shown in equation 1 and equation 2. All individual winding current contributions are already referred to the power transformer winding one side Amperes (typically power transformer HV winding) and therefore they can be compared regarding their magnitudes. There are six (or nine in case of three winding transformer) contributions to the total fundamental differential currents, which are the candidates for the common bias current. The highest individual current contribution is taken as a common bias (restrain) current for all three phases. This "maximum principle" makes the differential protection more secure, with less risk to operate for external faults and in the same time brings more meaning to the breakpoint settings of the operate - restrain characteristic. It shall be noted that if the zero-sequence currents are subtracted from the separate contributions to the total differential current, then the zero-sequence component is automatically eliminated from the bias current as well. This ensures that for secondary injection from just one power transformer side the bias current is always equal to the highest differential current regardless of the fault type. During normal through-load operation of the power transformer, the bias current is equal to the maximum load current from two (three) power transformer windings. The magnitudes of the common bias (restrain) current expressed in the HV side Amperes can be read as service values from the function. In the same time it is available as outputs IBIAS from the differential protection function block. Thus, it can be connected to the disturbance recorder and automatically recorded during any external or internal fault condition. For application with so called "T" configuration, i.e. two restraint CT inputs from one side of the protected power transformer, such as in the case of breaker-and-a-half scheme the primary CT ratings can be much higher then the rating of the protected power transformer. In order to determine the bias current for such T configuration, the two separate currents flowing on the T-side can be scaled by additional setting. This is done in order to prevent unwanted de-sensitizing of the overall differential protection. In addition to that, the resultant currents into the protected power transformer winding, which is not directly measured is calculated, and included as well in the common bias calculation. The rest of the bias calculation procedure is the same as in protection schemes without breaker-and-a-half scheme. Optional Elimination of Zero-sequence Currents To avoid unwanted trips for external earth faults, the zero sequence currents should be subtracted on the side of power transformer, where the zero-sequence currents can flow at external earth faults. The zero-sequence currents can be explicitly eliminated from the differential currents and common bias current calculation by parameter settings, which are available for every individual winding. Elimination of the zero-sequence component of current is necessary whenever: protected power transformer cannot transform the zero-sequence currents to the other side the zero-sequence currents can only flow on one side of the protected power transformer.

In most cases, power transformers do not properly transform the zero sequence current to the other side. A typical example is a power transformer of the starWYE-delta type, e.g. YNd1. Transformers of this type do not transform the zero-sequence quantities, but zero-sequence currents can flow in the earthed star connected winding. In such cases, an external earth fault on the

104

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

starWYE-side causes the zero-sequence currents to flow on the starWYE-side of the power transformer, but not on the other side. This results in false differential currents - consisting exclusively of the zero-sequence currents. If high enough, these false differential currents can cause an unwanted disconnection of the healthy power transformer. They must therefore be subtracted from the fundamental frequency differential currents if an unwanted trip is to be avoided. For delta windings this feature shall be enabled only if an earthing transformer exist within differential zone on the delta side of the protected power transformer. Removing the zero-sequence current from the differential currents decreases to some extent sensitivity of the differential protection for the internal earth faults. In order to counteract this effect to some degree, the zero-sequence currents are subtracted not only from the three fundamental frequency differential currents, but automatically from the bias current as well. Restrained, and Unrestrained Limits of the Differential Protection Power transformer differential protection function uses two limits, to which actual magnitudes of the three fundamental frequency differential currents are compared at each execution of the function. The unrestrained (i.e. non-stabilized) part of the differential protection is used for very big differential currents, where it should be beyond any doubt, that the fault is internal. This settable limit is constant (i.e. not proportional the bias current). Neither harmonic, nor any other restrain is applied to this limit, which is therefore allowed to trip power transformer instantaneously. The restrained (i.e. stabilized) part of the differential protection compares the calculated fundamental differential (i.e. operating) currents, and the bias (i.e. restrain) current, by applying them to the operate - restrain characteristic. Practically, the magnitudes of the individual fundamental frequency differential currents are compared with an adaptive limit. This limit is adaptive because it is dependent on the bias (i.e. restrain) current magnitude. This limit is called the operate - restrain characteristic. It is represented by a double-slope, double-breakpoint characteristic, as shown in figure 52. The restrained characteristic is determined by the following 5 settings: 1. IdMin (Sensitivity in section 1, multiple of trans. HV side rated current set under the parameter RatedCurrentW1) 2. EndSection1 (End of section 1, as multiple of transformer HV side rated current set under the parameter RatedCurrentW1) 3. EndSection2 (End of section 2, as multiple of transformer HV side rated current set under the parameter RatedCurrentW1) 4. SlopeSection2 (Slope in section 2, as multiple of transformer HV side rated current set under the parameter RatedCurrentW1) 5. SlopeSection3 (Slope in section 2, as multiple of transformer HV side rated current set under the parameter RatedCurrentW1) The restrained characteristic in figure 52 is defined by the settings: 1. IdMin 2. EndSection1 3. EndSection2 4. SlopeSection2 5. SlopeSection3

105

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

operate current [ times I1r ] 5

Operate unconditionally

UnrestrainedLimit

Operate 3 conditionally

2 Section 1 Section 2 Section 3 SlopeSection3

1 IdMin SlopeSection2 0 0 EndSection1 EndSection2 1 2 3

Restrain 4 5

restrain current [ times I1r ]

en05000187.vsd

where:

slope = Ioperate 100% Irestrain

Figure 52:

Description of the restrained-, and the unrestrained operate characteristics

The operate - restrain characteristic is tailor-made and can be designed freely by the user after his needs. A default characteristic is recommended to be used. It gives good results in a majority of applications. The operate - restrain characteristic has in principle three sections with a section-wise proportionality of the operate value to the bias (restrain) current. The reset ratio is in all parts of the characteristic is equal to 0.95. Section 1: This is the most sensitive part on the characteristic. In section 1, normal currents flow through the protected circuit and its current transformers, and risk for higher false differential currents is relatively low. Un-compensated on-load tap-changer is a typical reason for existence of the false differential currents in this section. Slope in section 1 is always zero percent.

106

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Section 2: In section 2, a certain minor slope is introduced which is supposed to cope with false differential currents proportional to higher than normal currents through the current transformers. Section 3: The more pronounced slope in section 3 is designed to result in a higher tolerance to substantial current transformer saturation at high through-fault currents, which may be expected in this section. The operate - restrain characteristic should be designed so that it can be expected that: for internal faults, the operate (differential) currents are always safely, i.e. with a good margin, above the operate - restrain characteristic for external faults, the false (spurious) operate currents are safely, i.e. with a good margin, below the operate - restrain characteristic

Fundamental frequency negative-sequence differential currents Existence of relatively high negative-sequence currents is in itself a proof of a disturbance on the power system, possibly a fault in the protected power transformer. The negative-sequence currents are measurable indications of abnormal conditions, similar to the zero-sequence currents. One of the several advantages of the negative-sequence currents compared to the zero-sequence currents is however that they provide coverage for phase-to-phase and power transformer turn-to-turn faults as well, not only for earth-faults. Theoretically the negative sequence currents do not exist during symmetrical three-phase faults, however they do appear during initial stage of such faults for long enough time for the IED to make proper decision. Further, the negative sequence currents are not stopped at a power transformer of the Yd, or Dy connection. The negative sequence currents are always properly transformed to the other side of any power transformer for any external disturbance. Finally, the negative sequence currents are typically not affected by through-load currents. For power transformer differential protection application, the negative-sequence based differential currents are calculated by using exactly the same matrix equations, which are used to calculate the traditional phase-wise fundamental frequency differential currents. However, the same equation shall be fed by the negative-sequence currents from the two power transformer sides instead of individual phase currents, as shown in matrix equation 4 for a case of two-winding, YNd5 power transformer.

IDL1 _ NS 2 IDL 2 _ NS = 1 1 3 IDL3 _ NS 1

1

1 2 1

INS _ W 1 Ur _ W 2 1 a INS _ W 1 + 2 Ur _ W 1 2 a INS _ W 1

2

1 1 3 0

0 1 1

INS _ W 2 0 a INS _ W 2 2 1 a INS _ W 2

1

3
(Equation 4)

where: 1. 2. 3. is Neg. Seq. Diff Currents is Negative Sequence current contribution from W1 side is Negative Sequence current contribution from W2 side

107

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

and where: IDL1_NS IDL2_NS IDL3_NS INS_W1 INS_W2 Ur_W1 Ur_W2 is the negative sequence differential current in phase L1 (in W1 side primary amperes) is the negative sequence differential current in phase L2 (in W1 side primary amperes) is the negative sequence differential current in phase L3 (in W1 side primary amperes) is negative sequence current on W1 side in primary amperes (phase L1 reference) is negative sequence current on W1 side in primary amperes (phase L1 reference) is transformer rated phase-to-phase voltage on W1 side (setting parameter) is transformer rated phase-to-phase voltage on W2 side (setting parameter)

is the complex operator for sequence quantities, e.g.

a=e

j 120

1 2

+ j

3 2

Because the negative sequence currents always form the symmetrical three phase current system on each transformer side (i.e. negative sequence currents in every phase will always have the same magnitude and be phase displaced for 120 electrical degrees from each other), it is only necessary to calculate the first negative sequence differential current i.e. IDL1_NS. As marked in equation 4, the first term on the right hand side of the equation, represents the total contribution of the negative sequence current from W1 side compensated for eventual power transformer phase shift. The second term on the right hand side of the equation, represents the total contribution of the negative sequence current from W2 side compensated for eventual power transformer phase shift and transferred to the power transformer W1 side. These negative sequence current contributions are phasors, which are further used in directional comparisons, made in order to characterize a fault as internal or external. See section "Internal/external fault discriminator" for more information. The magnitudes of the negative sequence differential current expressed in the HV side Amperes can be read as service values from the function. In the same time it is available as outputs IDNSMAG from the differential protection function block. Thus, it can be connected to the disturbance recorder and automatically recorded during any external or internal fault condition. Internal/external fault discriminator The internal / external fault discriminator is a very powerful and reliable supplementary criterion to the traditional differential protection. It is recommended that this feature shall be always used (i.e. enabled) when protecting three-phase power transformers. The internal / external fault discriminator detects even minor faults, with a high sensitivity and a high speed, and at the same time discriminates with a high degree of dependability between internal and external faults. The algorithm of the internal/external fault discriminator is based on the theory of symmetrical components. Already in 1933, Wagner and Evans in their famous book "Symmetrical Components" have stated that:

108

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

1. 2. 3.

Source of the negative-sequence currents is at the point of fault,

E NS = I NS Z NS

Negative-sequence currents distribute through the negative-sequence network Negative-sequence currents obey the first Kirchhoff"s law

The internal/external fault discriminator responds to magnitudes and the relative phase angles of the negative-sequence fault currents at different windings (i.e. sides) of the protected power transformer. The negative sequence fault currents must of course first be referred to the same phase reference side, and put to the same magnitude reference. This is done by the matrix expression (see equation 4). Operation of the internal / external fault discriminator is based on the relative position of the two phasors representing winding one (i.e. W1) and winding two (i.e. W2) negative-sequence current contributions, defined by expression shown in equation 4. It practically performs directional comparison between these two phasors. First, the LV side phasors is positioned along the zero degree line. After that the relevant position of the HV side phasor in the complex plain is determined. In case of three-winding power transformers, a little more complex algorithm is applied, with two directional tests. The overall directional characteristic of the internal/external fault discriminator is shown in figure 53, where the directional characteristic is defined by two setting parameters: 1. IMinNegSeq 2. NegSeqROA

109

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

90 deg 120 deg If one or the other of currents is too low, then no measurement is done, and 120 degrees is mapped Internal/external fault boundary

NegSeqROA (Relay Operate Angle)

180 deg

0 deg

IMinNegSeq

External fault region

Internal fault region

270 deg
en05000188.vsd

Figure 53:

Operating characteristic of the internal/external fault discriminator

In order to perform directional comparison of the two phasors their magnitudes must be high enough so that one can be sure that they are due to a fault. On the other hand, in order to guarantee a good sensitivity of the internal/external fault discriminator, the value of this minimum limit must not be too high. Therefore this limit value, called IminNegSeq, is settable in the range from 1% to 20% of the differential protection"s base current, which is the power transformer winding one rated current. The default value is 4%. Only if magnitudes of both negative sequence current contributions are above the set limit, the relative position between these two phasors is checked. If either of the negative sequence current contributions, which should be compared, is too small (less than the set value for IminNegSeq), no directional comparison is made in order to avoid the possibility to produce a wrong decision. This magnitude check, as well guarantee stability of the algorithm, when power transformer is energized. The setting NegSeqROA represents the so-called Relay Operate Angle, which determines the boundary between the internal and external fault regions. It can be selected in the range from 30 degrees to 90 degrees, with a step of 1 degree. The default value is 60 degrees. The default setting somewhat favours security in comparison to dependability. If the above condition concerning magnitudes is fulfilled, the internal/external fault discriminator compares the relative phase angle between the negative sequence current contributions from the W1 and W2 sides of the power transformer using the following two rules: If the negative sequence currents contributions from W1 and W2 sides are in phase, the fault is internal (i.e. both phasors are within internal fault region)

110

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

If the negative sequence currents contributions from W1 and W2 sides are 180 degrees out of phase, the fault is external (i.e. W1 phasors is outside internal fault region)

For example, for any unsymmetrical external fault, the respective negative sequence current contributions from the W1 and W2 power transformer sides will be exactly 180 degrees apart and equal in magnitude, regardless the power transformer turns ratio and phase displacement. One such example is shown in figure 54, which shows trajectories of the two separate phasors representing the negative-sequence current contributions from HV and LV sides of an Yd5 power transformer (e.g. after the compensation of the transformer turns ratio and phase displacement by using equation 4) for an unsymmetrical external fault. Observe that the relative phase angle between these two phasors is 180 electrical degrees at any point in time. There is not any current transformer saturation for this case.

"steady state" for HV side neg. seq. phasor

90 60

150 10 ms

30

180 0.1 kA 10 ms 210 0.2 kA 0.3 kA

0.4 kA

330

240 270

"steady state" for LV side neg. seq. phasor

Contribution to neg. seq. differential current from HV side Contribution to neg. seq. differential current from LV side

en05000189.vsd

Figure 54:

Trajectories of Negative Sequence Current Contributions from HV and LV sides of Yd5 power transformer during external fault

Therefore, under all external fault condition, the relative angle is theoretically equal to 180 degrees. During internal fault, the angle shall ideally be 0 degrees, but due to possible different negative sequence source impedance angles on W1 and W2 sides of the protected power trans-

111

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

former, it may differ somewhat from the ideal zero value. However, during heavy faults, CT saturation might cause the measured phase angle to differ from 180 degrees for external, and from about 0 degrees for internal fault. See figure 55 for an example of a heavy internal fault with transient CT saturation.

Directional Comparison Criterion: Internal fault as seen from the HV side 90 120
35 ms

60

excursion from 0 degrees due to CT saturation 30 definitely an internal fault

150

180

trip command in 12 ms Internal fault declared 7 ms after internal fault occured

external fault region

0.5 kA

210
1.0 kA

330

240 270
1.5 kA

300

HV side contribution to the total negative sequence differential current in kA Directional limit (within the region delimited by 60 degrees is internal fault)

en05000190.vsd

Figure 55:

Operation of the internal/external fault discriminator for internal fault with CT saturation

However it shall be noted that additional security measures are implemented in the internal/external fault discriminator algorithm in order to guaranty proper operation with heavily saturated current transformers. The trustworthy information on whether a fault is internal or external is typically obtained in about ten milliseconds after the fault inception, depending on the setting IminNegSeq, and the magnitudes of the fault currents. At heavy faults, approximately five milliseconds time-to-saturation of the main CT is sufficient in order to produce a correct discrimination between internal and external faults. Unrestrained-, and sensitive negative-sequence protections Two sub-functions, which are based on the internal / external fault discriminator with the ability to trip a faulty power transformer, are complimentary parts to the traditional power transformer differential protection.

112

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

The unrestrained negative sequence differential protection If one or more start signals have been set by the traditional differential protection algorithm, because one or more of the fundamental frequency differential currents entered the operate region on the operate - restrain characteristic then the unrestrained negative sequence protection is activated. If the same fault has been positively recognized as internal, then the unrestrained negative sequence differential protection places its own trip request. Any block signals by the harmonic and / or waveform criteria, which can block the traditional differential protection are overridden, and the differential protection operates quickly without any further delay. This logic guarantees a fast disconnection of a faulty power transformer for any heavier internal faults. If the same fault has been classified as external, then generally, but not unconditionally, a trip command is prevented. If a fault is classified as external, the further analysis of the fault conditions is initiated. If all the instantaneous differential currents in phases where start signals have been issued are free of harmonic pollution, then a (minor) internal fault, simultaneous with a predominant external fault can be suspected. This conclusion can be drawn because at external faults, major false differential currents can only exist when one or more current transformers saturate. In this case, the false instantaneous differential currents are polluted by higher harmonic components, the 2nd, the 5th, etc. Sensitive negative-sequence based turn-to-turn fault protection The sensitive, negative-sequence-current-based turn-to-turn fault protection detects the low-level faults, which are not detected by the traditional differential protection. The sensitive protection is independent from the traditional differential protection and is a very good complement to it. The essential part of this sensitive protection is the internal/external fault discriminator previously described. In order to be activated, the sensitive protection requires no start signal from the traditional power transformer biased differential protection. If magnitudes of HV and LV negative sequence current contributions are above the set limit for IminNegSeq, then their relative positions are determined. If the disturbance is characterized as an internal fault, then a separate trip request will be placed. Any decision on the way to the final trip request must be confirmed several times in succession in order to cope with eventual CT transients. This causes a short additional operating time delay due to this security count. For very low-level turn-to-turn faults the overall response time of this protection is about thirty milliseconds. Instantaneous differential currents The instantaneous differential currents are calculated in order to perform the harmonic analysis and waveform analysis upon each one of them (see section "Harmonic-, and waveform block criteria" for more information). The instantaneous differential currents are calculated using the same matrix expression as shown in equation 1 and equation 2. The same matrixes A, B and C are used for these calculations as well. The only difference is that the matrix algorithm is fed by instantaneous values of currents, i.e. samples. Harmonic-, and waveform block criteria The two block criteria are the harmonic restrain and the waveform restrain. These two criteria have the power to block (i.e. prevent) a trip command by the traditional differential protection, which produces start signals by applying the differential currents, and the bias current, to the operate - restrain characteristic.

113

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Harmonic restrain The harmonic restrain is the classical restrain method traditionally used with power transformer differential protections. The goal is to prevent an unwanted trip command due to magnetizing inrush currents at switching operations, or due to magnetizing currents at over-voltages. The magnetizing currents of a power transformer flow only on one side of the power transformer (one or the other) and are therefore always the cause of false differential currents. The harmonic analysis (the 2nd and the 5th harmonic) is applied to instantaneous differential currents. Typically instantaneous differential currents during power transformer energizing are shown in figure 56. The harmonic analysis is only applied in those phases, where start signals have been set. For example, if the content of the 2nd harmonic in the instantaneous differential current of phase L1 is above the setting I2/I1Ratio, then a block signal is set for that phase, which can be read as BLK2HL1 output of the differential protection. Waveform restrain The waveform restrain criterion is a good complement to the harmonic analysis. The waveform restrain is a pattern recognition algorithm, which looks for intervals within each fundamental power system cycle with low instantaneous differential current. This interval is often called current gap in protection literature. However, within differential function this criterion actually searches for long-lasting intervals with low rate-of-change in instantaneous differential current, which are typical for the power transformer inrush currents. Block signals BLKWAVLx are set in those phases where such behavior is detected. The algorithm do not requires any end-user settings. The waveform algorithm is automatically adapted dependent only on the power transformer rated data.

Figure 56:

Inrush currents to a transformer as seen by a protective IED. Typical is a high amount of the 2nd harmonic, and intervals of low current-, and low rate-of-change of current within each period.

114

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Cross-blocking between phases Basic definition of the cross-blocking is that one of the three phases can block operation (i.e. tripping) of the other two phases due to the properties of the differential current in that phase (i.e. waveform, 2nd or 5th harmonic content). In differential algorithm the user can control the cross-blocking between the phases via the setting parameter OpCrossBlock=On. When parameter OpCrossBlock=On cross blocking between phases will be introduced. There is not any time settings involved, but the phase with the operating point above the set bias characteristic (i.e. in the operate region) will be able to cross-block other two phases if it is self-blocked by any of the previously explained restrained criteria. As soon as the operating point for this phase is below the set bias characteristic (i.e. in the restrain region) cross blocking from that phase will be inhibited. In this way cross-blocking of the temporary nature is achieved. In should be noted that this is the default (i.e. recommended) setting value for this parameter. When parameter OpCrossBlock=Off, any cross blocking between phases will be disabled. It is recommended to use the value Off with caution in order to avoid the unwanted tripping during initial energizing of the power transformer. Switch on to fault feature Transformer differential function in IED 670 has a built-in, advanced switch on to fault feature. This feature can be enabled or disabled by a setting parameter SOTFMode. When enabled this feature ensures quick differential protection tripping in cases where a transformer is energized with an internal fault (e.g. forgotten earthing on transformer LV side). Operation of this feature is based on the fact that a current gap (term current gap is explained under waveblock feature above) will exist within the first power system cycle when healthy power transformer is energized. If this is not the case the waveblock criterion will reset quickly. A quick reset of the waveblock criterion will temporarily disable the second harmonic blocking feature within the differential function. This consequently ensures fast operation of the transformer differential function for a switch on to a fault condition. It shall be noted that this feature is only active during initial power transformer energizing. When the switch on to fault feature is disabled by the setting parameter SOTFMode, the waveblock and second harmonic blocking features work in parallel and are completely independent from each other. Open CT detection feature Multi-terminal Line differential function in IED 670 has a built-in, advanced open CT detection feature. The open CT circuit condition will create unexpected operations for line differential protection function under the normal load conditions. It is also possible to damage secondary equipment due to high voltage produced from open CT circuit outputs. Therefore, it is always a requirement from security and reliability points of view to have open CT detection function to block the differential protection function in case of open CT conditions and at the same time, produce the alarm signal to the operational personal to make quick remedy actions to correct the open CT condition. The built-in open CT feature in RED 670 can be enabled or disabled by a setting parameter OpenCTEnable(Off/On). When enabled, this feature will prevent mal-operation of the line differential function when a loaded main CT connected to the differential protection is by mistake open circuited on the secondary side. It shall be noted that this feature can only detect interruption of one CT phase current at the time. If two or even all three-phase currents of one set of CT are accidentally interrupted at the same time this feature cannot operate and the differential function will give trip signal if the false differential current is sufficiently high. In order to ensure

115

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

blocking of the differential protection for open CT condition this algorithm must operate within 10 ms in order to be able to prevent unwanted operation of the differential protection under all loading conditions. The principle applied in order to detect an open CT is a simple pattern recognition method, similar to the waveform check which has been with advantage used by the Power Transformer Differential Protection in order to detect the magnetizing inrush condition. The open CT detection principle is based on the fact, that for an open CT, the current in the phase with the open CT will suddenly drop (at least theoretically) to zero (i.e. as seen by the protection!), while the currents of the other two phases continue as before. The open CT function is supposed to detect an open CT under normal conditions, that is, with the protected multi-terminal circuit under normal load. If the load currents are very low or zero, the open CT condition cannot be detected. The open CT algorithm will only detect an open CT if the load on the power transformer is from 10% to 110% of the rated load. Outside this range an open CT condition is not even looked for. The search for an open CT starts after 60 seconds (50 seconds in 60 Hz systems) since the bias current enters the 10110% range. The Open CT detection feature can also be explicitly deactivated by setting: OpenCTEnable = 0 (Off). If an open CT is detected and the output OPENCT set to 1, then all the differential functions are blocked, except of the unrestrained (instantaneous) differential. An alarm signal is also produced after a settable delay (tOCTAlarmDelay) to report to operational personal for quick remedy actions once the open CT is detected. When the open CT condition is removed (i.e. the previously open CT reconnected), the functions remain blocked for a specified interval of time, which is also a setting (tOCTResetDelay). The task of this measure is to prevent an eventual mal-operation after the reconnection of the previously open CT secondary circuit. The open CT feature will work only during normal loading condition. Thus, the open CT feature will be automatically disabled for all external faults, big overloads and inrush conditions. The open CT algorithm provides detailed information about the location of the defective CT secondary circuit. The algorithm will clearly indicate terminal side, CT input and phase in which open CT condition has been detected. These indications are provided via the following outputs from the differential function: 1. Boolean output OPENCT will provide instant information to indicate that open CT circuit has been detected 2. Boolean output OPENCTAL will provide time delayed alarm that the open CT circuit has been detected. Time delay is defined by setting parameter tOCTAlarm 3. Integer output OPENCTINPUT will provide information on which CT input open CT circuit has been detected (1=CT input No 1; 2=CT input No 1) 4. 4. Integer output OPENCTPHASE will provide information in which phase open CT circuit has been detected (1=Phase L1; 2= Phase L2; 3= Phase L3) Once the open CT condition is declared the algorithm will stop to search for further open CT circuits. It will wait until the first open CT circuit has been corrected. First of all it shall be noted that once the open CT condition has been detected it can be only automatically reset within the differential function itself. It is not possible to externally reset open CT condition. In order to automatically reset the open CT circuit alarm the following conditions have to be fulfilled: Bias current is for at least one minute smaller than 110%

116

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Open CT condition in defective CT circuit has been rectified (e.g. current asymmetry disappears) Above two conditions are fulfilled for longer time than defined by the setting parameter tOCTReset

After the reset the open CT detection algorithm will start again to search for any other open CT circuit within the protected zone. 1.2.2 Logic diagram The simplified internal logics, for transformer differential protection are shown in the following figures.

RET670
ADM Trafo Data
Open CT logic on W1 side

Differential function

A/D conversion scaling with CT ratio

Phasor calculation of individual phase current

Phasors & samples

Instantaneous (sample based) Differential current, phase L1

IDL1

Derive equation to calculate differential currents

Instantaneous (sample based) Differential current, phase L2

IDL2

Instantaneous (sample based) Differential current, phase L3

IDL3

A/D conversion scaling with CT ratio

Phasor calculation of individual phase current

Negative sequence diff current & NS current contribution from individual windings

IDNSMAG

Open CT logic on W2 side

Phasors & samples

Fundamental frequency (phasor based) Diff current, phase L1 & phase current contributions from individual windings Fundamental frequency (phasor based) Diff current, phase L2 & phase current contributions from individual windings Fundamental frequency (phasor based) Diff current, phase L3 & phase current contributions from individual windings

IDL1MAG

IDL2MAG

IDL3MAG

MAX

IBIAS

Settings for Zer. Seq. Current Reduction

en06000544.vsd

Figure 57:

Treatment of measured currents within IED for transformer differential function

Figure 57 shows how internal treatment of measured currents is done in case of two winding transformer.

117

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

The following currents are inputs to the power transformer differential protection function. They must all be expressed in true power system (primary) Amperes, i.e. as measured. 1. Instantaneous values of currents (samples) from HV, and LV sides for two-winding power transformers, and from the HV, the first LV, and the second LV sides for three-winding power transformers. 2. Currents from all power transformer sides expressed as fundamental frequency phasors, with their real, and imaginary parts. These currents are calculated within the protection terminal by the fundamental frequency Fourier filters. 3. Negative-sequence currents from all power transformer sides expressed as phasors. These currents are calculated within the protection terminal by the symmetrical components module. The power transformer differential protection: 1. Calculates three fundamental frequency differential currents, and one common bias current. The zero-sequence component can optionally be eliminated from each of the three fundamental frequency differential currents, and at the same time from the common bias current. 2. Calculates three instantaneous differential currents. They are used for harmonic, and waveform analysis. Instantaneous differential currents are useful for post-fault analysis using disturbance recording 3. Calculates negative-sequence differential current. Contributions to it from both (all three) power transformer sides are used by the internal/external fault discriminator to detect and classify a fault as internal or external.

118

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

BLKUNRES IdUnre IDL1MAG IBIAS BLOCK BLKRES STL1

a b>a b

AND

TRIPUNREL1

AND

AND OR
Switch on to fault logic IDL1 2nd Harmonic Wave block 5th Harmonic Cross Block from L2 or L3 OpCrossBlock=On

TRIPRESL1

1
BLK2HL1 BLKWAVL1 BLK5HL1 Cross Block to L2 or L3

AND

OR

AND

en06000545.vsd

Figure 58:

Transformer differential protection simplified logic diagram for Phase L1.

119

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Figure 59:

Transformer differential protection simplified logic diagram for external/internal fault discriminator

TRIPRESL1 TRIPRESL2 TRIPRESL3 TRIPUNREL1 TRIPUNREL2 TRIPUNREL3

OR

TRIPRES

OR

TRIPUNRE

TRNSSENS TRNSUNR

OR

TRIP

en05000278.vsd

Figure 60:

Transformer differential protection internal grouping of tripping signals.

120

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Figure 61:

Transformer differential protection internal grouping of logical signals.

Logic in figures 58, 59, 60 and 61 can be summarized as follows: 1. The three fundamental frequency differential currents are applied in a phase-wise manner to two limits. The first limit is the operate - restrain characteristic, while the other is the high-set unrestrained limit. If the first limit is exceeded, a start signal START is set. If the unrestrained limit is exceeded, an immediate unrestrained trip TRIPUNRE and common trip TRIP are issued. 2. If a start signal is issued in a phase, then the harmonic-, and the waveform block signals are checked. Only a start signal, which is free of all of its respective block signals, can result in a trip command. If the cross-block logic scheme is applied, then only if all phases with set start signal are free of their respective block signals, a restrained trip TRIPRES and common trip TRIP are issued 3. If a start signal is issued in a phase, and the fault has been classified as internal, then any eventual block signals (as described above in 2) are overridden and a unrestrained negative-sequence trip TRNSUNR and common trip TRIP are issued without any further delay. This feature is called the unrestrained negative-sequence protection. 4. The sensitive negative sequence differential protection is independent of any start signals. It is meant to detect smaller internal faults, such as turn-to-turn faults, which are often not detected by the traditional differential protection. The sensitive negative sequence differential protection starts whenever both contributions to the total negative sequence differential current (that must be compared by the internal/external fault discriminator) are higher than the value of the setting IMinNegSeq. If a fault is positively recognized as internal, and the condition is stable with no interruption for at least one fundamental frequency cycle the sensitive negative sequence differential protection TRNSSENS and common trip TRIP are issued. This feature is called the sensitive negative sequence differential protection.

121

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

5. If a start signal is issued in a phase, but the fault has been classified as external, then the instantaneous differential current of that phase is analyzed for the 2nd and the 5th harmonic contents. If there is less harmonic pollution, than allowed by the settings I2/I1Ratio, and I5/I1Ratio, then it is assumed that a minor simultaneous internal fault must have occurred. Only under these conditions a trip command is allowed. The cross-block logic scheme is automatically applied under such circumstances. 6. All start and blocking conditions are available as phase segregated as well as common (i.e. three-phase) signals.

IDL1 MAG I Diff Alarm

a a>b b

IDL2 MAG I Diff Alarm

a a>b b

&

tAlarm Delay t

IDALARM

IDL3 MAG I Diff Alarm

a a>b b
en06000546.vsd

Figure 62:

Differential current alarm logic.

122

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

1.3

Function block
T2D1T2WPDIF_87T I3PW1CT1 TRIP I3PW1CT2 TRIPRES I3PW2CT1 TRIPUNRE I3PW2CT2 TRNSUNR TAPOLTC1 TRNSSENS OLTC1AL START BLOCK STL1 BLKRES STL2 BLKUNRES STL3 BLKNSUNR BLK2H BLKNSSEN BLK2HL1 BLK2HL2 BLK2HL3 BLK5H BLK5HL1 BLK5HL2 BLK5HL3 BLKWAV BLKWAVL1 BLKWAVL2 BLKWAVL3 IDALARM OPENCT OPENCTAL IDL1 IDL2 IDL3 IDL1MAG IDL2MAG IDL3MAG IBIAS IDNSMAG en06000249.vsd

Figure 63:

T2D function block

123

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

T3D1T3WPDIF_87T I3PW1CT1 TRIP I3PW1CT2 TRIPRES I3PW2CT1 TRIPUNRE I3PW2CT2 TRNSUNR I3PW3CT1 TRNSSENS I3PW3CT2 START TAPOLTC1 STL1 TAPOLTC2 STL2 OLTC1AL STL3 OLTC2AL BLK2H BLOCK BLK2HL1 BLKRES BLK2HL2 BLKUNRES BLK2HL3 BLKNSUNR BLK5H BLKNSSEN BLK5HL1 BLK5HL2 BLK5HL3 BLKWAV BLKWAVL1 BLKWAVL2 BLKWAVL3 IDALARM OPENCT OPENCTAL IDL1 IDL2 IDL3 IDL1MAG IDL2MAG IDL3MAG IBIAS IDNSMAG en06000250.vsd

Figure 64:

T3D function block

1.4

Input and output signals

Table 59:
Signal I3PW1CT1 I3PW1CT2 I3PW2CT1 I3PW2CT2 TAPOLTC1 OLTC1AL BLOCK BLKRES BLKUNRES BLKNSUNR BLKNSSEN

Input signals for the T2WPDIF_87T (T2D1-) function block

Description Three phase winding primary CT1 Three phase winding primary CT2 Three phase winding secondary CT1 Three phase winding secondary CT2 Most recent tap position reading on OLTC 1 OLTC1 alarm Block of function Block of trip for restrained differential feature Block of trip for unrestrained differential feature Block of trip for unrestr. neg. seq. differential feature Block of trip for sensitive neg. seq. differential feature

124

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Table 60:
Signal TRIP TRIPRES TRIPUNRE TRNSUNR TRNSSENS START STL1 STL2 STL3 BLK2H BLK2HL1 BLK2HL2 BLK2HL3 BLK5H BLK5HL1 BLK5HL2 BLK5HL3 BLKWAV BLKWAVL1 BLKWAVL2 BLKWAVL3 IDALARM OPENCT OPENCTAL IDL1 IDL2 IDL3 IDL1MAG IDL2MAG IDL3MAG IBIAS IDNSMAG

Output signals for the T2WPDIF_87T (T2D1-) function block

Description General, common trip signal Trip signal from restrained differential protection Trip signal from unrestrained differential protection Trip signal from unrestr. neg. seq. diff. protection Trip signal from sensitive neg. seq. diff. protection Common start signal from any phase Start signal from phase L1 Start signal from phase L2 Start signal from phase L3 Common second harmonic block signal from any phase Second harmonic block signal, phase L1 Second harmonic block signal, phase L2 Second harmonic block signal, phase L3 Common fifth harmonic block signal from any phase Fifth harmonic block signal, phase L1 Fifth harmonic block signal, phase L2 Fifth harmonic block signal, phase L3 Common block signal, waveform criterion, from any phase Block signal, waveform criterion, phase L1 Block signal, waveform criterion, phase L2 Block signal, waveform criterion, phase L3 Alarm for sustained diff currents in all three phases An open CT was detected Open CT Alarm output signal. Issued after a delay ... Value of the instantaneous differential current, phase L1 Value of the instantaneous differential current, phase L2 Value of the instantaneous differential current, phase L3 Magnitude of fundamental freq. diff. current, phase L1 Magnitude of fundamental freq. diff. current, phase L2 Magnitude of fundamental freq. diff. current, phase L3 Magnitude of the bias current, which is common to all phases Magnitude of the negative sequence differential current

125

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Table 61:
Signal I3PW1CT1 I3PW1CT2 I3PW2CT1 I3PW2CT2 I3PW3CT1 I3PW3CT2 TAPOLTC1 TAPOLTC2 OLTC1AL OLTC2AL BLOCK BLKRES BLKUNRES BLKNSUNR BLKNSSEN

Input signals for the T3WPDIF_87T (T3D1-) function block

Description Three phase winding primary CT1 Three phase winding primary CT2 Three phase winding secondary CT1 Three phase winding secondary CT2 Three phase winding tertiary CT1 Three phase winding tertiary CT2 Most recent tap position reading on OLTC 1 Most recent tap position reading on OLTC 2 OLTC1 alarm OLTC2 alarm Block of function Block of trip for restrained differential feature Block of trip for unrestrained differential feature Block of trip for unrestr. neg. seq. differential feature Block of trip for sensitive neg. seq. differential feature

Table 62:
Signal TRIP TRIPRES TRIPUNRE TRNSUNR TRNSSENS START STL1 STL2 STL3 BLK2H BLK2HL1 BLK2HL2 BLK2HL3 BLK5H BLK5HL1 BLK5HL2 BLK5HL3 BLKWAV BLKWAVL1

Output signals for the T3WPDIF_87T (T3D1-) function block

Description General, common trip signal Trip signal from restrained differential protection Trip signal from unrestrained differential protection Trip signal from unrestr. neg. seq. diff. protection Trip signal from sensitive neg. seq. diff. protection Common start signal from any phase Start signal from phase L1 Start signal from phase L2 Start signal from phase L3 Common second harmonic block signal from any phase Second harmonic block signal, phase L1 Second harmonic block signal, phase L2 Second harmonic block signal, phase L3 Common fifth harmonic block signal from any phase Fifth harmonic block signal, phase L1 Fifth harmonic block signal, phase L2 Fifth harmonic block signal, phase L3 Common block signal, waveform criterion, from any phase Block signal, waveform criterion, phase L1

126

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Signal BLKWAVL2 BLKWAVL3 IDALARM OPENCT OPENCTAL IDL1 IDL2 IDL3 IDL1MAG IDL2MAG IDL3MAG IBIAS IDNSMAG

Description Block signal, waveform criterion, phase L2 Block signal, waveform criterion, phase L3 Alarm for sustained diff currents in all three phases An open CT was detected Open CT Alarm output signal. Issued after a delay ... Value of the instantaneous differential current, phase L1 Value of the instantaneous differential current, phase L2 Value of the instantaneous differential current, phase L3 Magnitude of fundamental freq. diff. current, phase L1 Magnitude of fundamental freq. diff. current, phase L2 Magnitude of fundamental freq. diff. current, phase L3 Magnitude of the bias current, which is common to all phases Magnitude of the negative sequence differential current

1.5

Setting parameters
Table 63:
Parameter RatedVoltageW1

Basic general settings for the T2WPDIF_87T (T2D1-) function

Range 0.05 - 2000.00 Step 0.05 Default 400.00 Unit kV Description Rated voltage of transformer winding 1 (HV winding) in kV Rated voltage of transformer winding 2 in kV Rated current of transformer winding 1 (HV winding) in A Rated current of transformer winding 2 in A Connection type of winding 1: Y-wye or D-delta Connection type of winding 2: Y-wye or D-delta Phase displacement between W2 & W1=HV winding, hour notation

RatedVoltageW2 RatedCurrentW1

0.05 - 2000.00 1 - 99999

0.05 1

231.00 577

kV A

RatedCurrentW2 ConnectTypeW1 ConnectTypeW2 ClockNumberW2

1 - 99999 WYE (Y) DELTA (D) WYE (Y) DELTA (D) 0 [0 deg] 1 [30 deg lag] 2 [60 deg lag] 3 [90 deg lag] 4 [120 deg lag] 5 [150 deg lag] 6 [180 deg] 7 [150 deg lead] 8 [120 deg lead] 9 [90 deg lead] 10 [60 deg lead] 11 [30 deg lead]

1 -

1000 WYE (Y) WYE (Y) 0 [0 deg]

A -

127

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Parameter ZSCurrSubtrW1

Range Off ON Off ON No Yes 1 - 99999

Step -

Default ON

Unit -

Description Enable zer. seq. current subtraction for W1 side, On / Off Enable zer. seq. current subtraction for W2 side, On / Off Two CT inputs (T-config.) for winding 1, YES / NO CT primary rating in A, T-branch 1, on transf. W1 side CT primary in A, T-branch 2, on transf. W1 side Two CT inputs (T-config.) for winding 2, YES / NO CT primary rating in A, T-branch 1, on transf. W2 side CT primary rating in A, T-branch 2, on transf. W2 side

ZSCurrSubtrW2

ON

TconfigForW1

No

CT1RatingW1

3000

CT2RatingW1

1 - 99999

3000

TconfigForW2

No Yes 1 - 99999

No

CT1RatingW2

3000

CT2RatingW2

1 - 99999

3000

Table 64:
Parameter Operation SOTFMode tAlarmDelay IDiffAlarm

Basic parameter group settings for the T2WPDIF_87T (T2D1-) function

Range Off ON Off ON 0.000 - 60.000 5 - 100 Step 0.001 1 Default Off ON 10.000 20 Unit s %IB Description Operation Off / On Operation mode for switch onto fault Time delay for diff currents alarm level Diff. current alarm pickup level set as % of W1 base current Sust. dif. cur. alarm; multiple of Winding 1 rated current End of section 1, multiple of Winding 1 rated current End of section 2, multiple of Winding 1 rated current

IdMin

0.10 - 0.60

0.01

0.30

IB

EndSection1

0.20 - 1.50

0.01

1.25

IB

EndSection2

1.00 - 10.00

0.01

3.00

IB

128

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Parameter SlopeSection2

Range 10.0 - 50.0

Step 0.1

Default 40.0

Unit %

Description Slope in section 2 of operate-restrain characteristic, in % Slope in section 3 of operate-restrain characteristic, in % Unrestr. prot. limit, multiple of Winding 1 rated current Max. ratio of 2nd harm. to fundamental harm dif. curr. in % Max. ratio of 5th harm. to fundamental harm dif. curr. in % Operation Off/On for cross-block logic between phases Operation Off/On for neg. seq. differential protections Neg. seq. curr. must be higher than this level to be used Operate Angle for int. / ext. neg. seq. fault discriminator Open CT detection feature. Open CTEnable Off/On Open CT: time in s to alarm after an open CT is detected Reset delay in s. After delay, diff. function is activated Unrestrained diff. protection blocked after this delay, in s

SlopeSection3

30.0 - 100.0

0.1

80.0

IdUnre

1.00 - 50.00

0.01

10.00

IB

I2/I1Ratio

5.0 - 100.0

1.0

15.0

I5/I1Ratio

5.0 - 100.0

1.0

25.0

CrossBlockEn

Off ON Off ON 0.02 - 0.20

ON

NegSeqDiffEn

ON

IMinNegSeq

0.01

0.04

IB

NegSeqROA

30.0 - 120.0

0.1

60.0

Deg

OpenCTEnable

Off ON 0.100 - 10.000

ON

tOCTAlarmDelay

0.001

3.000

tOCTResetDelay

0.100 - 10.000

0.001

0.250

tOCTUnrstDelay

0.10 - 6000.00

0.01

10.00

129

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Table 65:
Parameter

Basic general settings for the T3WPDIF_87T (T3D1-) function

Range 0.05 - 2000.00 Step 0.05 Default 400.00 Unit kV Description Rated voltage of transformer winding 1 (HV winding) in kV Rated voltage of transformer winding 2 in kV Rated voltage of transformer winding 3 in kV Rated current of transformer winding 1 (HV winding) in A Rated current of transformer winding 2 in A Rated current of transformer winding 3 in A Connection type of winding 1: Y-wye or D-delta Connection type of winding 2: Y-wye or D-delta Connection type of winding 3: Y-wye or D-delta Phase displacement between W2 & W1=HV winding, hour notation

RatedVoltageW1

RatedVoltageW2 RatedVoltageW3 RatedCurrentW1

0.05 - 2000.00 0.05 - 2000.00 1 - 99999

0.05 0.05 1

231.00 10.50 577

kV kV A

RatedCurrentW2 RatedCurrentW3 ConnectTypeW1 ConnectTypeW2 ConnectTypeW3 ClockNumberW2

1 - 99999 1 - 99999 WYE (Y) DELTA (D) WYE (Y) DELTA (D) WYE (Y) DELTA (D) 0 [0 deg] 1 [30 deg lag] 2 [60 deg lag] 3 [90 deg lag] 4 [120 deg lag] 5 [150 deg lag] 6 [180 deg] 7 [150 deg lead] 8 [120 deg lead] 9 [90 deg lead] 10 [60 deg lead] 11 [30 deg lead] 0 [0 deg] 1 [30 deg lag] 2 [60 deg lag] 3 [90 deg lag] 4 [120 deg lag] 5 [150 deg lag] 6 [180 deg] 7 [150 deg lead] 8 [120 deg lead] 9 [90 deg lead] 10 [60 deg lead] 11 [30 deg lead] Off ON

1 1 -

1000 7173 WYE (Y) WYE (Y) DELTA (D) 0 [0 deg]

A A -

ClockNumberW3

5 [150 deg lag]

Phase displacement between W3 & W1=HV winding, hour notation

ZSCurrSubtrW1

ON

Enable zer. seq. current subtraction for W1 side, On / Off

130

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Parameter ZSCurrSubtrW2

Range Off ON Off ON No Yes 1 - 99999

Step -

Default ON

Unit -

Description Enable zer. seq. current subtraction for W2 side, On / Off Enable zer. seq. current subtraction for W3 side, On / Off Two CT inputs (T-config.) for winding 1, YES / NO CT primary rating in A, T-branch 1, on transf. W1 side CT primary in A, T-branch 2, on transf. W1 side Two CT inputs (T-config.) for winding 2, YES / NO CT primary rating in A, T-branch 1, on transf. W2 side CT primary rating in A, T-branch 2, on transf. W2 side Two CT inputs (T-config.) for winding 3, YES / NO CT primary rating in A, T-branch 1, on transf. W3 side CT primary rating in A, T-branch 2, on transf. W3 side

ZSCurrSubtrW3

ON

TconfigForW1

No

CT1RatingW1

3000

CT2RatingW1

1 - 99999

3000

TconfigForW2

No Yes 1 - 99999

No

CT1RatingW2

3000

CT2RatingW2

1 - 99999

3000

TconfigForW3

No Yes 1 - 99999

No

CT1RatingW3

3000

CT2RatingW3

1 - 99999

3000

131

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Table 66:
Parameter Operation SOTFMode tAlarmDelay IDiffAlarm

Basic parameter group settings for the T3WPDIF_87T (T3D1-) function

Range Off ON Off ON 0.000 - 60.000 5 - 100 Step 0.001 1 Default Off ON 10.000 20 Unit s %IB Description Operation Off / On Operation mode for switch onto fault feature Time delay for diff currents alarm level Diff. current alarm pickup level set as % of W1 base current Section1 sensitivity, multi. of base curr, usually W1 curr. Unrestr. prot. limit, multi. of base curr. usually W1 curr. Operation Off/On for cross-block logic between phases Operation Off/On for neg. seq. differential protections Neg. seq. curr. limit, mult. of base curr, usually W1 curr. Operate Angle for int. / ext. neg. seq. fault discriminator

IdMin

0.10 - 0.60

0.01

0.30

IB

IdUnre

1.00 - 50.00

0.01

10.00

IB

CrossBlockEn

Off ON Off ON 0.02 - 0.20

ON

NegSeqDiffEn

ON

IMinNegSeq

0.01

0.04

IB

NegSeqROA

30.0 - 120.0

0.1

60.0

Deg

Table 67:
Parameter EndSection1

Advanced parameter group settings for the T3WPDIF_87T (T3D1-) function

Range 0.20 - 1.50 Step 0.01 Default 1.25 Unit IB Description End of section 1, multi. of base current, usually W1 curr. End of section 2, multi. of base current, usually W1 curr. Slope in section 2 of operate-restrain characteristic, in % Slope in section 3 of operate-restrain characteristic, in % Max. ratio of 2nd harm. to fundamental harm dif. curr. in %

EndSection2

1.00 - 10.00

0.01

3.00

IB

SlopeSection2

10.0 - 50.0

0.1

40.0

SlopeSection3

30.0 - 100.0

0.1

80.0

I2/I1Ratio

5.0 - 100.0

1.0

15.0

132

Transformer differential protection (PDIF, 87T)

Chapter 4 Differential protection

Parameter I5/I1Ratio

Range 5.0 - 100.0

Step 1.0

Default 25.0

Unit %

Description Max. ratio of 5th harm. to fundamental harm dif. curr. in % Open CT detection feature. Open CTEnable Off/On Open CT: time in s to alarm after an open CT is detected Reset delay in s. After delay, diff. function is activated Unrestrained diff. protection blocked after this delay, in s

OpenCTEnable

Off ON 0.100 - 10.000

ON

tOCTAlarmDelay

0.001

3.000

tOCTResetDelay

0.100 - 10.000

0.001

0.250

tOCTUnrstDelay

0.10 - 6000.00

0.01

10.00

1.6

Technical data
Table 68:
Function Operating characteristic

Transformer differential protection (PDIF, 87T)

Range or value Adaptable Accuracy
2.0% of Ir for I < Ir 2.0% of I for I > Ir

Reset ratio Unrestrained differential current limit Base sensitivity function Second harmonic blocking Fifth harmonic blocking Connection type for each of the windings Phase displacement between high voltage winding, W1 and each of the windings, w2 and w3. Hour notation Operate time, restrained function Reset time, restrained function Operate time, unrestrained function Reset time, unrestrained function Critical impulse time

> 95% (100-5000)% of Ibase on high voltage winding (10-60)% of Ibase (5.0-100.0)% of fundamental (5.0-100.0)% of fundamental Y-wye or D-delta 011

2.0% of set value 2.0% of Ir 2.0% of Ir 5.0% of Ir

25 ms typically at 0 to 2 x Id 20 ms typically at 2 to 0 x Id 12 ms typically at 0 to 5 x Id 25 ms typically at 5 to 0 x Id 2 ms typically at 0 to 5 x Id

133

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

Restricted earth fault protection (PDIF, 87N)

Function block name: REFxANSI number: 87N IEC 61850 logical node name: REFPDIF IEC 60617 graphical symbol:

IdN/I

2.1

Introduction
The function can be used on all directly or low impedance earthed windings. The restricted earth fault function can provide higher sensitivity (down to 5%) and higher speed as it measures individually on each winding and thus do not need harmonics stabilization. The low impedance function is a percentage biased function with an additional zero sequence current directional comparison criteria. This gives excellent sensitivity and stability for through faults. The function allows use of different CT ratios and magnetizing characteristics on the phase and neutral CT cores and mixing with other functions and protection IED's on the same cores.

xx05000058.vsd

Figure 65:

Autotransformer low-impedance REF

2.2
2.2.1

Principle of operation
Fundamental principles of the restricted earth fault protection (REF) The REF protection should detect earth faults on earthed power transformer windings. The REF protection is a unit protection of differential type. Because this protection is based on the zero sequence currents, which theoretically only exist in case of an earth fault, the REF can be made very sensitive; regardless of normal load currents. It is the fastest protection a power transformer winding can have. It must be borne in mind, however, that the high sensitivity, and the high speed, tend to make such a protection instable, and special measures must be taken to make it insensitive to conditions, for which it should not operate, for example heavy through faults of phase-to-phase type, or heavy external earth faults. The REF protection is of low impedance type. At least three-phase power transformer terminal currents, and the power transformer neutral point current, must be fed separately to RET670. These input currents are then conditioned within RET670 by mathematical tools. Fundamental

134

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

frequency components of all currents are extracted from all input currents, while other eventual zero sequence components (e.g. the 3rd harmonic currents) are fully suppressed. Then the residual current phasor is constructed from the three line current phasors. This zero sequence current phasor is then vectorially added to the neutral current, in order to obtain differential current. The following facts may be observed from the figure 66 and the figure 67 (where the three-phase line CTs are lumped into a single 3Io current, for the sake of simplicity).

zone of protection

s o A (L1) u B (L2) r c C (L3) e U zs

I zs1 I zs1 I zs1

Ia = 0 Ib = 0 Ic = 0
Current in the neutral (IN ) serves as a directional reference because it has the sam e direction for both internal and external faults.

a (L1) b (L2) c (L3)

3Io=3I zs1

IN = -3Izs1

IN

zs voltage is max. at the earth fault

For external fault

ROA

REF is a current polarized relay RCA (Relay Characteristic Angle) RCA = 0 deg. IN
ROA

3I0 MTA

REF is permanently set to operate for internal earth faults. REF should never operate for any faults external to the protected zone. Currents 3Io and IN are theoretically 180 o out of phase for any external earth fault.
en05000724.vsd

Reference is neutral current

Restrain for external fault

Operate for internal fault

Figure 66:

Currents at an external earth fault.

135

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

power system contribution to fault current

zone of protection

s o u r c e

A (L1) B (L2) C (L3)

Izs2 Izs2 Izs2

Ifault

Izs1 Izs1 Izs1

Ia = 0 Ib = 0 Ic = 0

a (L1) b (L2) c (L2)

3Io = -3Izs2

Uzs IN = - 3Izs1

IN

Current in the neutral (IN) serves as a directional reference because it has the same direction for both internal and external faults.

Return path for 3Izs2

Return path for 3Izs1 currents 3Io and IN are approximately in phase for an internal earth fault.

ROA

For internal fault 3I0 MTA

IN
ROA

Reference is neutral current

en05000725.vsd

Restrain for external fault

Operate for internal fault

Figure 67:

Currents at an internal earth fault.

1. For an external earth fault, (figure 66) the residual current 3Io and the neutral conductor current IN have equal magnitude, but they are 180 degree out of phase due to internal CT reference directions used in IED670. This is easy to understand, as both CTs ideally measure exactly the same component of the earth fault current. 2. For an internal fault, the total earth fault current is composed generally of two zero-sequence components. One zero-sequence component (i.e. 3IZS1) flows towards the power transformer neutral point and into the earth, while the other zero-sequence component (i.e. 3IZS2) flows out into the connected power system. These two primary currents can be expected to be of approximately opposite directions (about the same zero sequence impedance angle is assumed on both sides of the earth fault). However on the secondary CT sides they will be approximately in phase due to internal CT reference directions used in IED670. The magnitudes of the two components may be different, dependent on the magnitudes of zero sequence impedances of both sides. No current can flow towards the power system, if the only point where the system is earthed, is at the protected power transformer. Likewise, no current can flow into the power system, if the winding is not connected to the power system (circuit breaker open and power transformer energized from the other side). 3. For both internal and external earth faults, the current in the neutral connection IN has always the same direction, that is, towards the earth. 4. The two measured zero sequence current are 3Io and IN. The vectorial sum between them is the REF differential current, which is equal to Idiff = IN +3Io.

136

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

Because REF is a differential protection where the line zero sequence (residual) current is constructed from 3 line (terminal) currents, a bias quantity must give stability against false operations due to high through fault currents. An operate - bias characteristic (only one) has been devised to the purpose. It is not only external earth faults that REF should be stable against, but also heavy phase-to-phase faults, not including earth. These faults may also give rise to false zero sequence currents due to saturated line CTs. Such faults, however, produce no neutral current, and can thus be eliminated as a source of danger, at least during the fault. As an additional measure against unwanted operation, a directional check is made in agreement with the above points 1, and 2. An operation is only allowed if currents 3Io and IN (see the figure 66 and the figure 67) are both within operating region. By taking a smaller ROA, the REF protection can be made more stable under heavy external fault conditions, as well as under the complex conditions, when external faults are cleared by other protections. 2.2.2 REF as a differential protection The REF protection is a protection of differential type, a unit protection, whose settings are independent of any other protection. Compared to the transformer differential protection it has some advantages. It is simpler, as no current phase correction and magnitude correction are needed, not even in the case of an eventual On-Load-Tap-Changer (OLTC). REF is not sensitive to inrush and overexcitation currents. The only danger left is an eventual current transformer saturation. The REF has only one operate-bias characteristic, which is described in the table 69, and shown in the figure 68.
Table 69: Data of the operate - bias characterize of the REF.
Max. base sensitivity Idmin (zone 1) % Irated 4 Min. base sensitivity Idmin (zone 1) % Irated 100 End of zone 1 % Irated 125 First slope % 70 Second slope % 100

Default sensitivity Idmin (zone 1) % Irated 30

As a differential protection, the REF calculates a differential current and a bias current. In case of internal earth faults, the differential current is theoretically equal to the total earth fault current. The bias current is supposed to give stability to REF protection. The bias current is a measure of how high the currents are, or better, a measure of how difficult the conditions are under which the CTs operate. The higher the bias, the more difficult conditions can be suspected, and the more likely that the calculated differential current has a component of a false current, primarily due to CT saturation. This law is formulated by the operate-bias characteristic. This characteristic divides the Idif - Ibias plane into two parts. The part above the operate - bias characteristic is the so called operate area, while that below is the block area, see the figure 68.

137

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

operate current in pu 5

operate

Base Sensitivity Idmin ********************************************* Range : 5 % to 50 % rated current Step : 1 % transformer rated current

zone 1

zone 2

second slope

1
minimum base sensitivity 50 % default base sensitivity 30 % maximum base sensitivity 5 %

first slope 0 1 2 1.25 pu 3 4

block 5 6

bias current in per unit

(98000017)

Figure 68: 2.2.3

Operate - bias characteristic of the restricted earth fault protection REF.

Calculation of differential current and bias current The differential current, (= operate current), as a fundamental frequency phasor, is calculated as (with designations as in the figure 66 and the figure 67)
Idiff = IN + 3 Io
(Equation 5)

where: IN 3Io current in the power transformer neutral as a fundamental frequency phasor, residual current of the power transformer line (terminal) currents as a phasor.

If there are two three-phase CT inputs on the HV winding side for the REF protection (such as in breaker-and-a-half configurations), then their respective residual currents are added within REF function so that: I3PW1 = I3PW1CT1 + I3PW1CT2 where these are defined in table 70

138

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

The bias current is a measure (expressed as a current in Amperes) of how difficult the conditions are under which the instrument current transformers operate. Dependent on the magnitude of the bias current, the corresponding zone (section) of the operate - bias characteristic ia applied, when deciding whether to trip, or not to trip. In general, the higher the bias current, the higher the differential current required to produce a trip. As the bias current the highest current of all separate input currents to REF protection, that is, of current in phase L1, phase L2, phase L3, and the current in the neutral point (designated as IN in the figure 66 and in the figure 67). If there are 2 feeders included in the zone of protection of the REF protection, then the respective bias current is found as the relatively highest of the following currents:

current[1] = max (I3PW1CT1)

1 CTFactorPri1 1 CTFactorPri2
1 CTFactorSec1 1 CTFactorSec2

current[2] = max (I3PW1CT2)

current[3] = max (I3PW2CT1)

current[4] = max (I3PW2CT2)

current[5] = IN

The bias current is thus generally equal to none of the input currents. If all primary ratings of the CTs were equal to IBase, then the bias current would be equal to the highest current in Amperes. IBase shall be set equal to the rated current of the protected winding where the REF function is applied. 2.2.4 Detection of external earth faults External faults are more common than internal earth faults for which the restricted earth fault protection should operate. It is important that the restricted earth fault protection remains stable during heavy external earth and phase-to-phase faults, and also when such a heavy external fault is cleared by some other protection such as overcurrent, or earth fault protection, etc. The conditions during a heavy external fault, and particularly immediately after the clearing of such a fault may be complex. The circuit breakers poles may not open exactly at the same moment, some of the CTs may still be highly saturated, etc. The detection of external earth faults is based on the fact that for such a fault a high neutral current appears first, while a false differential current only appears if and when one, or more, current transformers saturate. An external earth fault is thus assumed to have occurred when a high neutral current suddenly appears, while at the same time the differential current Idif remains low, at least for a while. This condition must be detected before a trip request is placed within REF protection. Any search for external fault is aborted if a trip request has been placed. A condition for a successful detection is that it takes not less than 4 ms for the first CT to saturate.

139

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

For an internal earth fault, a true differential current develops immediately, while for an external fault it only develops if a CT saturates. If a trip request comes first, before an external fault could be positively established, then it must be an internal fault. If an external earth fault has been detected, then the REF is temporarily desensitized. Directional criterion The directional criterion is applied in order to positively distinguish between internal- and external earth faults. This check is an additional criterion, which should prevent misoperations at heavy external earth faults, and during the disconnection of such faults by other protections. Earth faults on lines connecting the power transformer occur much more often than earth faults on a power transformer winding. It is important therefore that the restricted earth fault protection (REF) should remain secure during an external fault, and immediately after the fault has been cleared by some other protection. For an external earth fault with no CT saturation, the residual current in the lines (3Io in the figure 66) and the neutral current (IN in the figure 66) are theoretically equal in magnitude and are 180 degree out of phase. It is the current in the neutral (IN) which serves as a directional reference because it flows for all earth faults, and it has the same direction for all earth faults, both external as well as internal. The directional criterion in REF protection makes REF a current-polarized relay. If one or more CTs saturate, then the measured currents 3Io and IN may no more be equal, nor will their positions in the complex plane be exactly 180 degree apart.There is a risk that the resulting false differential current Idif enters the operate area when clearing the external fault. If this happens, a directional test may prevent a misoperation. A directional check is only executed if: 1. a trip request signal has been issued, (REF function START signal set to 1) 2. if the residual current in lines (3Io) is at least 3% of the IBase current. If a directional check is either unreliable or not possible to do, due to too small currents, then the direction is cancelled as a condition for an eventual trip. If a directional check is executed, the REF protection operation is only allowed if currents 3Io and IN (see the figure 66and figure 67) are both within the operating region.
RCA = 0 degrees = constant; where RCA stands for the Relay Characteristic Angle, ROA = 60 to 90 degrees; where ROA stands for the Relay Operate Angle.

RCA determines a direction MTA (Maximum Torque Angle) where the line residual current 3Io should lie for an internal earth fault, while ROA sets a tolerance margin. 2nd harmonic analysis At energizing of a reactor a false differential current may appear in REF even though it does not exist in the primary net. The phase CTs may saturate due to a high dc-component with long duration where as the current through the neutral CT does not have either the same dc-component or the same amplitude and the risk for saturation in this CT is much lesser. The appearing dif-

140

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

ferential current as a result of the saturation may be so high that it reaches the operate characteristic. A calculation of the content of 2nd harmonic in the neutral current is made when neutral current, residual current and bias current are within some windows and some timing criteria are fulfilled. If the ratio between second and fundamental harmonic exceeds 60%, the REF function will be blocked. 2.2.5 Algorithm of the restricted earth fault protection (REF) 1. Check if current in the neutral Ineutral (IN) is less than 50% of the base sensitivity Idmin. If yes, only service values are calculated, then the REF protection algorithm is exited. 2. If current in the Ineutral (IN) is more than 50% of Idmin, then determine the bias current Ibias. 3. Determine the differential (operate) current Idif as a phasor, and calculate its magnitude. 4. Check if the point P(Ibias, Idif) is above the operate - bias characteristic. If yes, increment the trip request counter by 1. If the point P(Ibias, Idif) is found to be below the operate - bias characteristic, then the trip request counter is reset to 0. 5. If the trip request counter is still 0, search for an eventual heavy external earth fault. The search is only made if the neutral current is at least 50% of the IBase current. If an external earth fault has been detected, a flag is set which remains set until the external fault has been cleared. The external fault flag is reset to 0 when Ineutral falls below 50% of the base sensitivity Idmin. Any search for external fault is aborted if trip request counter is more than 0. 6. For as long as the external fault persists an additional temporary trip condition is introduced. That means that the REF protection is temporarily desensitized. 7. If point P(Ibias, Idif) is found to be above the operate - bias characteristic), so that trip request counter is becomes more than 0, a directional check can be made. The directional check is made only if Iresidual (3Io) is more than 3% of the IBase current. If the result of the check means external fault, then the internal trip request is reset. If the directional check cannot be executed, then direction is no longer a condition for a trip. 8. When neutral current, residual current and bias current are within some windows and some timing criteria are fulfilled, the ratio of 2nd to fundamental tone is calculated. If it is found to be above 60% the trip request counter is reset and TRIP remains zero. 9. Finally, a check is made if the trip request counter is equal to, or higher than 2. If it is, and at the same time, the bias current is at least 50% of the highest bias current Ibiasmax (measured during the disturbance) then the REF function block sets output TRIP to 1. If the counter is less than 2, TRIP signal remains 0.

141

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

2.3

Function block
REF1REFPDIF_87N I3P I3PW1CT1 I3PW1CT2 I3PW2CT1 I3PW2CT2 BLOCK TRIP START DIROK BLK2H IRES IN IBIAS IDIFF ANGLE I2RATIO en06000251.vsd

Figure 69:

REF function block

2.4

Input and output signals

Table 70:
Signal I3P I3PW1CT1 I3PW1CT2 I3PW2CT1 I3PW2CT2 BLOCK

Input signals for the REFPDIF_87N (REF1-) function block

Description Group signal for neutral current input Group signal for primary CT1 current input Group signal for primary CT2 current input Group signal for secondary CT1 current input Group signal for secondary CT2 current input Block of function

Table 71:
Signal TRIP START DIROK BLK2H IRES IN IBIAS IDIFF ANGLE I2RATIO

Output signals for the REFPDIF_87N (REF1-) function block

Description Trip by restricted earth fault protection function Start by restricted earth fault protection function Directional Criteria has operated for internal fault Block due to 2-nd harmonic Magnitude of fund. freq. residual current Magnitude of fund. freq. neutral current Magnitude of the bias current Magnitude of fund. freq. differential current Direction angle from zerosequence feature Second harmonic ratio

142

Restricted earth fault protection (PDIF, 87N)

Chapter 4 Differential protection

2.5

Setting parameters
Table 72:
Parameter Operation IBase IdMin CTFactorPri1

Basic parameter group settings for the REFPDIF_87N (REF1-) function

Range Off ON 1 - 99999 4.0 - 100.0 1.0 - 10.0 Step 1 0.1 0.1 Default Off 3000 10.0 1.0 Unit A %IB Description Operation Off / On Base current Maximum sensitivity in % of Ibase CT factor for HV side CT1 (CT1rated/ HVrated current) CT factor for HV side CT2 (CT2rated/ HVrated current) CT factor for MV side CT1 (CT1rated/ MVrated current) CT factor for MV side CT2 (CT2rated/ MVrated current)

CTFactorPri2

1.0 - 10.0

0.1

1.0

CTFactorSec1

1.0 - 10.0

0.1

1.0

CTFactorSec2

1.0 - 10.0

0.1

1.0

Table 73:
Parameter ROA

Advanced parameter group settings for the REFPDIF_87N (REF1-) function

Range 60 - 90 Step 1 Default 60 Unit Deg Description Relay operate angle for zero sequence directional feature

2.6

Technical data
Table 74:
Function Operate characteristic

Restricted earth fault protection, low impedance (PDIF, 87N)

Range or value Adaptable Accuracy
2.0% of Ir for I < Ir 2.0% of I for I > Ir

Reset ratio Base sensitivity function Directional characteristic Operate time Reset time Second harmonic blocking

>95% (4.0-100.0)% of Ibase Fixed 180 degrees or 60 to 90 degrees 20 ms typically at 0 to 10 x Id 25 ms typically at 10 to 0 x Id (5.0-100.0)% of fundamental

2.0% of Ir 2.0 degree

2.0% of Ir

143

High impedance differential protection (PDIF, 87)

Chapter 4 Differential protection

High impedance differential protection (PDIF, 87)

Function block name: HZDxANSI number: 87 IEC 61850 logical node name: HZPDIF IEC 60617 graphical symbol:

IdN

3.1

Introduction
The high impedance differential protection can be used when the involved CT cores have the same turn ratio and similar magnetizing characteristic. It utilizes an external summation of the phases and neutral current and a series resistor and a voltage dependent resistor externally to the relay.

3.2

Principle of operation
The high impedance differential function is based on one current input with external stabilizing resistors and voltage dependent resistors. Three functions can be used to provide a three phase differential protection function. The stabilizing resistor value is calculated from the relay operating value UR calculated to achieve through fault stability. The supplied stabilizing resistor has a link to allow setting of the correct resistance value. Refer to Application manual for operating voltage and sensitivity calculation.

3.2.1

Logic diagram The logic diagram see figure 70 shows the operation principles for the high impedance differential protection function. It is a basically a simple one step relay with an additional lower alarm level. The function can be totally blocked totally or only tripping, can be blocked, by activating inputs from external signals.

144

High impedance differential protection (PDIF, 87)

Chapter 4 Differential protection

Figure 70:

Logic diagram for High impedance differential protection.

3.3

Function block
HZD1HZPDIF_87 ISI BLOCK BLKTR TRIP ALARM MEASVOLT en05000363.vsd

Figure 71:

HZD function block

3.4

Input and output signals

Table 75:
Signal ISI BLOCK BLKTR

Input signals for the HZPDIF_87 (HZD1-) function block

Description Group signal for current input Block of function Block of trip

Table 76:
Signal TRIP ALARM MEASVOLT

Output signals for the HZPDIF_87 (HZD1-) function block

Description Trip signal Alarm signal Measured RMS voltage on CT secondary side

145

High impedance differential protection (PDIF, 87)

Chapter 4 Differential protection

3.5

Setting parameters
Table 77:
Parameter Operation U>Alarm

Basic parameter group settings for the HZPDIF_87 (HZD1-) function

Range Off On 2 - 500 Step 1 Default Off 10 Unit V Description Operation Off / On Alarm voltage level in volts on CT secondary side Time delay to activate alarm Operate voltage level in volts on CT secondary side Value of series resistor in Ohms

tAlarm U>Trip

0.000 - 60.000 5 - 900

0.001 1

5.000 100

s V

SeriesResistor

10 - 20000

250

ohm

3.6

Technical data
Table 78:
Function Operate voltage

High impedance differential protection (PDIF, 87)

Range or value (20-400) V Accuracy
1.0% of Ur for U < Ur 1.0% of U for U > Ur

Reset ratio Maximum continuous voltage Operate time Reset time Critical impulse time

>95% U>TripPickup /series resistor 200 W 10 ms typically at 0 to 10 x Ud 90 ms typically at 10 to 0 x Ud 2 ms typically at 0 to 10 x Ud

2

146

About this chapter

Chapter 5 Impedance protection

Chapter 5 Impedance protection

About this chapter This chapter describes distance protection and associated functions. It includes function blocks, logic diagrams and data tables with information about distance protection, automatic switch onto fault, weak end in-feed and other associated functions. Quadrilateral characteristics are also covered.

147

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Function block name: ZMQANSI number: 21 IEC 61850 logical node name: ZMQPDIS IEC 60617 graphical symbol:

1.1

Introduction
The distance protection is a five zone full scheme protection with three fault loops for phase to phase faults and three fault loops for phase to earth fault for each of the independent zones. Individual settings for each zone in resistive and reactive reach gives flexibility for use as back-up protection for transformer connected to overhead lines and cables. Mho alternative Quad characteristic is available. The function has a functionality for load encroachment which increases the possibility to detect high resistive faults on heavily loaded lines.

X Forward operation

R Reverse operation

en05000034.vsd

Figure 72:

Typical quadrilateral distance protection zone with load encroachment function activated

The distance protection zones can operate, independent of each other, in directional (forward or reverse) or non-directional mode.

148

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

1.2
1.2.1

Principle of operation
Full scheme measurement The execution of the different fault loops within the IED670 are of full scheme type, which means that each fault loop for phase to earth faults and phase to phase faults for forward and reverse faults are executed in parallel. Figure 73 presents an outline of the different measuring loops for the basic five, impedance-measuring zones l.

L1-N

L2-N

L3-N

L1-L2

L2-L3

L3-L1

Zone 1

L1-N

L2-N

L3-N

L1-L2

L2-L3

L3-L1

Zone 2

L1-N

L2-N

L3-N

L1-L2

L2-L3

L3-L1

Zone 3

L1-N

L2-N

L3-N

L1-L2

L2-L3

L3-L1

Zone 4

L1-N

L2-N

L3-N

L1-L2

L2-L3

L3-L1

Zone 5

en05000458.vsd

Figure 73:

The different measuring loops at line-earth fault and phase-phase fault.

The use of full scheme technique gives faster operation time compared to switched schemes which mostly uses a start element to select correct voltages and current depending on fault type. Each distance protection zone performs like one independent distance protection relay with six measuring elements. 1.2.2 Impedance characteristic The distance measuring zone include six impedance measuring loops; three intended for phase-to-earth faults, and three intended for phase-to-phase as well as three-phase faults. The distance measuring zone will essentially operate according to the non-directional impedance characteristics presented in figure 74 and figure 75. The phase-to-earth characteristic is illustrated with the full loop reach while the phase-to-phase characteristic presents the per-phase reach.

149

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

X RFPE R1+Rn RFPE

Xn =
X1+Xn

X0 X1 3

Rn = f N f N

R0 R1 3

R (Ohm/loop)

RFPE

RFPE

X1+Xn

RFPE

R1+Rn

RFPE
en05000661.vsd

Figure 74:

Characteristic for the phase-to-earth measuring loops, ohm/loop domain.

150

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

X RFPP 2R1

(Ohm/phase)
RFPP

2X1

R (Ohm/phase) RFPP RFPP

2X1

RFPP

2R1

RFPP
en05000662.vsd

Figure 75:

Characteristic for the phase-to-phase measuring loops

The fault loop reach with respect to each fault type may also be presented as in figure 76. Note in particular the difference in definition regarding the (fault) resistive reach for phase-to-phase faults and three-phase faults.

151

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

ILn UL1

R1 + j X1

Phase-to-earth element

Phase-to-earth fault in phase L1

RFPE (Arc + tower resistance) 0 IN (R0-R1)/3 + j (X0-X1)/3 )

IL1 UL1 Phase-to-phase fault in phase L1-L2 UL2

R1 + j X1

Phase-to-phase element L1-L2 RFPP

IL2 R1 + j X1

(Arc resistance)

IL1 UL1 Three-phase fault UL3

R1 + j X1

0.5RFPP

Phase-to-phase element L1-L3

IL3 R1 + j X1 0.5RFPP
en05000181.vsd

where: n m designates anyone of the three phases (1, 2 or 3) and represents the phase that is leading phase n with 120 degrees (i.e. 3, 1 or 2).

Figure 76:

Fault loop model

The R1 and jX1 in figure 76 represents the positive sequence impedance from the measuring point to the fault location. The RFPE and RFPP is the eventual fault resistance in the fault place. Regarding the illustration of three-phase fault in figure 76, there is of course fault current flowing also in the third phase during a three-phase fault. The illustration merely reflects the loop measurement, which is made phase-to-phase.

152

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

The theoretical parameters p and q outline the area of operation in quadrant 1 when varied from 0 to 1.0. That is, for any combination of p and q, where both are between 0 and 1.0, the corresponding impedance is within the reach of the characteristic. The zone may be set to operate in Non-directional, Forward or Reverse direction through the setting OperationDir. The result from respective set value is illustrated in figure 77. It may be convenient to once again mention that the impedance reach is symmetric, in the sense that it is conform for forward and reverse direction. Therefore, all reach settings apply to both directions.

Non-directional

Forward

Reverse

en05000182.vsd

Figure 77: 1.2.3

Directional operating modes of the distance measuring zone

Minimum operating current The operation of the distance measuring zone is blocked if the magnitude of input currents fall below certain threshold values. The phase-to-earth loop Ln is blocked if ILn < IMinOpPE. For zone 1 with load compensation feature the additional criterion applies, that all phase-to-earth loops will be blocked when IN < IMinOpIN, regardless of the phase currents. ILn is the RMS value of the current in phase Ln. IN is the RMS value of the vector sum of the three phase currents, i.e. residual current 3I0. The phase-to-phase loop LmLn is blocked if ILmLnAB (BC or CA)< IMinOpPP.

153

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

ILmLn is the RMS value of the vector difference between phase currents Lm and Ln.

Note!
All three current limits IminOpPE, IminOpIN and IMinOpPP are automatically reduced to 75% of regular set values if the zone is set to operate in reverse direction, i.e. OperationDir=Reverse. 1.2.4 Measuring principles Fault loop equations use the complex values of voltage, current, and changes in the current. Apparent impedances are calculated and compared with the set limits. The calculation of the apparent impedances at ph-ph faults follows equation 6 (example for a phase L1 to phase L2 fault).

UL1 UL2 ---------------------Zapp = -I L1 IL2

(Equation 6)

Here U and I represent the corresponding voltage and current phasors in the respective phase Ln (n = 1, 2, 3) The earth return compensation applies in a conventional manner to ph-E faults (example for a phase L1 to earth fault) according to equation 7.

U L1 Z app = ----------------------------I L1 + I N KN
(Equation 7)

Where: UL1, IL1 and IN are the phase voltage, phase current and residual current present to the IED KN is defined as:

KN =

X0 - X1 3X1

where X0 and X1 is zero and positive sequence reactance from the measuring point to the fault on the protected line.

Here IN is a phasor of the residual current in relay point. This results in the same reach along the line for all types of faults. The apparent impedance is considered as an impedance loop with resistance R and reactance X. The formula given in equation 7 is only valid for no loaded radial feeder applications. When load is considered in the case of single line to earth fault, conventional distance protection might overreach at exporting end and underreach at importing end. REx670 has an adaptive load compensation which increases the security in such applications.

154

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

Measuring elements receive current and voltage information from the A/D converter. The check sums are calculated and compared, and the information is distributed into memory locations. For each of the six supervised fault loops, sampled values of voltage (U), current (I), and changes in current between samples (I) are brought from the input memory and fed to a recursive Fourier filter. The filter provides two orthogonal values for each input. These values are related to the loop impedance according to equation 8,
i X ----- U = R i + ---0 t
(Equation 8)

in complex notation, or:

X Re ( I ) Re ( U ) = R Re ( I ) + ------ ----------------0 t
(Equation 9)

X Im ( I ) Im ( U ) = R Im ( I ) + ------ ---------------t 0
(Equation 10)

with
0 = 2 f 0
(Equation 11)

where: Re Im f0 designates the real component of current and voltage, designates the imaginary component of current and voltage and designates the rated system frequency

The algorithm calculates Rm measured resistance from the equation for the real value of the voltage and substitute it in the equation for the imaginary part. The equation for the Xm measured reactance can then be solved. The final result is equal to:

Im ( U ) Re ( I ) Re ( U ) Im ( I ) ----------------------------------R m = ----------------------------------------------- Re ( I ) Im ( I ) Im ( I ) Re ( I )
(Equation 12)

155

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

Re ( U ) Im ( I ) Im ( U ) Re ( I )Xm = 0 t ----------------------------------------------------------------------------- Re ( I ) Im ( I ) Im ( I ) Re ( I )
(Equation 13)

The calculated Rm and Xm values are updated each sample and compared with the set zone reach. The adaptive tripping counter counts the number of permissive tripping results. This effectively removes any influence of errors introduced by the capacitive voltage transformers or by other factors. The directional evaluations are performed simultaneously in both forward and reverse directions, and in all six fault loops. Positive sequence voltage and a phase locked positive sequence memory voltage are used as a reference. This ensures unlimited directional sensitivity for faults close to the relay point. 1.2.5 Directional lines The evaluation of the directionality takes place in the function block ZD. Equation 14 and equation 15 are used to classify that the fault is in forward direction for line-to-earth fault and phase-phase fault.
0.8 U1L1 + 0.2 U1L1M -ArgDir < arg ----------------------------------------------------------- < ArgNegRes IL1
(Equation 14)

For the L1-L2 element, the equation in forward direction is according to.
0.8 U1L1L2 + 0.2 U1L1L2M - < ArgNegRes -ArgDir < arg ---------------------------------------------------------------------I L1L2
(Equation 15)

where: ArgDir ArgNegRes U1L1 U1L1M IL1 U1L1L2 U1L1L2M IL1L2 is the setting for the lower boundary of the forward directional characteristic, by default set to 15 (= -15 degrees) and is the setting for the upper boundary of the forward directional characteristic, by default set to 115 degrees, see figure 78. is positive sequence phase voltage in phase L1 is positive sequence memorized phase voltage in phase L1 is phase current in phase L1 is voltage difference between phase L1 and L2 (L2 lagging L1) is memorized voltage difference between phase L1 and L2 (L2 lagging L1) is current difference between phase L1 and L2 (L2 lagging L1)

156

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

The setting of ArgDir and ArgNegRes is by default set to 15 (= -15) and 115 degrees respectively.(see figure 78) and it should not be changed unless system studies have shown the necessity. The ZD gives a binary coded signal on the output STDIR depending on the evaluation where STFWL1N=1 adds 1, STRVL1N=1 adds 2, STFWL2N=1 adds 4 etc.

ArgNegRes

ArgDir

en05000722.vsd

Figure 78:

Setting angles for discrimination of forward and reverse fault

The reverse directional characteristic is equal to the forward characteristic rotated by 180 degrees. The polarizing voltage is available as long as the positive-sequence voltage exceeds 4% of the set base voltage UBase. So the directional element can use it for all unsymmetrical faults including close-in faults. For close-in three-phase faults, the U1L1M memory voltage, based on the same positive sequence voltage, ensures correct directional discrimination. The memory voltage is used for 100 ms or until the positive sequence voltage is restored. After 100 ms, the following occurs: If the current is still above the set value of the minimum operating current (between 10 and 30% of the set terminal rated current IBase), the condition seals in. - If the fault has caused tripping, the trip endures. - If the fault was detected in the reverse direction, the measuring element in the reverse direction remains in operation.

157

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

If the current decreases below the minimum operating value, the memory resets until the positive sequence voltage exceeds 10% of its rated value.

1.2.6

Simplified logic diagrams Distance protection zones The design of distance protection zone 1 is presented for all measuring loops: phase-to-earth as well as phase-to-phase. Phase-to-earth related signals are designated by LnE, where n represents the corresponding phase number (L1E, L2E, and L3E). The phase-to-phase signals are designated by LnLm, where n and m represent the corresponding phase numbers (L1L2, L2L3, and L3L1). Fulfillment of two different measuring conditions is necessary to obtain the one logical signal for each separate measuring loop: Zone measuring condition, which follows the operating equations described above. Group functional input signal (STCND), as presented in figure 79.

The STCND input signal represents a connection of six different integer values from the phase selection function within the IED, which are converted within the zone measuring function into corresponding boolean expressions for each condition separately. It is connected to the PHS function block output STCDZ. The internal input signal DIRCND is used to give condition for directionality for the distance measuring zones. The signal contains binary coded information for both forward and reverse direction. The zone measurement function filter out the relevant signals on the STDIR input depending on the setting of the parameter OperationDir. It shall be configured to the STDIR output on the ZD block.

158

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

Figure 79:

Conditioning by a group functional input signal STCND

Composition of the phase starting signals for a case, when the zone operates in a non-directional mode, is presented in figure 80.

159

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

Figure 80:

Composition of starting signals in non-directional operating mode

Results of the directional measurement enter the logic circuits, when the zone operates in directional (forward or reverse) mode, see figure 81.

160

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

STNDL1N DIRL1N STNDL2N DIRL2N STNDL3N DIRL3N STNDL1L2 DIRL1L2 STNDL2L3 DIRL2L3 STNDL3L1 DIRL3L1 AND OR BLK STZMPP AND OR & 15 ms t STL3 AND AND OR AND OR 15 ms t STL1 & STZMPE.

&

AND

OR

&

15 ms t

STL2

&

OR

&

15 ms t

START

en05000778.vsd

Figure 81:

Composition of starting signals in directional operating mode

Tripping conditions for the distance protection zone one are symbolically presented in figure 82.

161

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

Figure 82:

Tripping logic for the distance protection zone one

1.3

Function block
ZM01ZMQPDIS_21 I3P U3P BLOCK VTSZ BLKTR STCND DIRCND TRIP TRL1 TRL2 TRL3 START STL1 STL2 STL3 STND en06000256.vsd

Figure 83:

ZM function block

ZD01ZDRDIR I3P U3P STDIR

en05000681.vsd

Figure 84:

ZD function block

162

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

1.4

Input and output signals

Table 79:
Signal I3P U3P BLOCK VTSZ BLKTR STCND DIRCND

Input signals for the ZMQPDIS_21 (ZM01-) function block

Description Group signal for current input Group signal for voltage input Block of function Blocks all output by fuse failure signal Blocks all trip outputs External start condition (loop enabler) External directional condition

Table 80:
Signal TRIP TRL1 TRL2 TRL3 START STL1 STL2 STL3 STND

Output signals for the ZMQPDIS_21 (ZM01-) function block

Description General Trip, issued from any phase or loop Trip signal from phase L1 Trip signal from phase L2 Trip signal from phase L3 General Start, issued from any phase or loop Start signal from phase L1 Start signal from phase L2 Start signal from phase L3 Non-directional start, issued from any phase or loop

Table 81:
Signal I3P U3P

Input signals for the ZDRDIR (ZD01-) function block

Description Group connection Group connection

Table 82:
Signal STDIR

Output signals for the ZDRDIR (ZD01-) function block

Description All start signals binary coded

163

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

1.5

Setting parameters
Table 83:
Parameter Operation IBase UBase OperationDir

Basic parameter group settings for the ZMQPDIS_21 (ZM01-) function

Range Off On 1 - 99999 0.05 - 2000.00 Off Non-directional Forward Reverse 0.10 - 3000.00 0.10 - 1000.00 Step 1 0.05 Default On 3000 400.00 Forward Unit A kV Description Operation Off / On Base current, i.e. rated current Base voltage, i.e. rated voltage Operation mode of directionality NonDir / Forw / Rev

X1 R1

0.01 0.01

30.00 5.00

ohm/p ohm/p

Positive sequence reactance reach Positive seq. resistance for zone characteristic angle Zero sequence reactance reach Zero seq. resistance for zone characteristic angle Fault resistance reach in ohm/loop, Ph-Ph Fault resistance reach in ohm/loop, Ph-E Operation mode Off / On of Phase-Phase loops Operation mode Off / On of Zone timer, Ph-Ph Time delay of trip, Ph-Ph Operation mode Off / On of Phase-Earth loops Operation mode Off / On of Zone timer, Ph-E Time delay of trip, Ph-E Minimum operate delta current for Phase-Phase loops Minimum operate phase current for Phase-Earth loops Minimum operate residual current for Phase-Earth loops

X0 R0 RFPP RFPE OperationPP Timer tPP tPP OperationPE Timer tPE tPE IMinOpPP

0.10 - 9000.00 0.50 - 3000.00 1.00 - 3000.00 1.00 - 9000.00 Off On Off On 0.000 - 60.000 Off On Off On 0.000 - 60.000 10 - 30

0.01 0.01 0.01 0.01 0.001 0.001 1

100.00 15.00 30.00 100.00 On On 0.000 On On 0.000 20

ohm/p ohm/p ohm/l ohm/l s s %IB

IMinOpPE

10 - 30

20

%IB

IMinOpIN

5 - 30

%IB

164

Distance measuring zones, quadrilateral characteristic (PDIS, 21)

Chapter 5 Impedance protection

Table 84:
Parameter ArgNegRes

Parameter group settings for the ZDRDIR (ZD01-) function

Range 90 - 175 Step 1 Default 115 Unit Deg Description Angle to blinder in second quadrant for forward direction Angle to blinder in fourth quadrant for forward direction Minimum operate current in % of IBase Base Current Base Voltage

ArgDir

5 - 45

15

Deg

IMinOp IBase UBase

1 - 99999 1 - 99999 0.05 - 2000.00

1 1 0.05

10 3000 400.00

%IB A kV

1.6

Technical data
Table 85:
Function Number of zones Minimum operate current Positive sequence reactance Positive sequence resistance Zero sequence reactance Zero sequence resistance Fault resistance, Ph-E Fault resistance, Ph-Ph

Distance measuring zone, Quad (PDIS, 21)

Range or value 5 with selectable direction (10-30)% of Ibase (0.50-3000.00) /phase (0.10-1000.00) /phase (0.50-9000.00) /phase (0.50-3000.00) /phase (1.00-9000.00) /loop (1.00-3000.00) /loop Accuracy 2.0% static accuracy 2.0 degrees static angular accuracy

Conditions: Voltage range: (0.1-1.1) x Ur Current range: (0.5-30) x Ir Angle: at 0 degrees and 85 degrees

Dynamic overreach Impedance zone timers Operate time Reset ratio Reset time

<5% at 85 degrees measured with CCVTs and 0.5<SIR<30 (0.000-60.000) s 24 ms typically 105% typically 30 ms typically
0.5% 10 ms

165

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

Full-scheme distance measuring, Mho characteristic, PDIS 21

Function block name: ZMHx-ANSI number: 21 IEC 61850 logical node name: ZMHPDIS IEC 60617 graphical symbol:

2.1

Introduction
The numerical mho line distance protection is a five zone full scheme protection for detection of short circuit and earth faults. The full scheme technique provides protection of power lines with high sensitivity and low requirement on remote end communication. The five zones have fully independent measuring and settings which gives high flexibility for all types of lines. The modern technical solution offers fast operating time down to 3/4 cycles. The IED can be used up to the highest voltage levels. It is suitable for the protection of heavily loaded lines and multi-terminal lines where the requirement for tripping is one, two-, and/or three pole. The function can be used as underimpedance back-up protection for transformers and generators.

2.2
2.2.1

Principle of operation
Full scheme measurement The execution of the different fault loops within the REx 6xx are of full scheme type, which means that each fault loop for phase to earth faults and phase to phase faults are executed in parallel. The use of full scheme technique gives faster operation time compare to switched schemes which mostly uses a start element to select correct voltages and current depending on fault type. So each distance protection zone performs like one independent distance protection relay with six measuring elements.

2.2.2

Impedance characteristic The distance function consists of five instances. Each instance can be selected to be either forward or reverse with cross polarized mho characteristic alternatively self polarized offset Mho characteristics with reverse offset. The operating characteristic is in accordance to figure 85 below where zone5 is selected offset Mho.

166

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

jX Mho, zone4

Mho, zone3

Zs=0
Mho, zone2

R
Mho, zone1

Zs=Z1
R

Zs=2Z1
Offset mho, zone5

en06000400.vsd

Figure 85:

Mho, offset Mho characteristic and the source impedance influence on the Mho characteristic

The mho characteristic has a dynamic expansion due to the source impedance. Instead of crossing the origin as for the offset mho in the left figure 85, which is only valid where the source impedance is zero, the crossing point is moved to the coordinates of the negative source impedance given an expansion of the circle shown in the right figure 85. The polarisation quantities used for the mho circle is 100% memorized positive sequence voltages. This will give a somewhat less dynamic expansion of the mho circle during faults. However, if the source impedance is high, the dynamic expansion of the mho circle might lower the security of the function too much with high loading and mild power swing conditions. The mho distance element has a load encroachment function which cut off a section of the characteristic when enabled. The function is enabled by setting the setting parameter LoadEnchMode to On. Enabling of the load encroachment function increases the possibility to detect high resistive faults without interfering with the load impedance. The algorithm for the load encroachment is located in the PHSM function, where also the relevant settings can be found. Information about the load encroachment from the PHS to the zone measurement is given in binary format to the input signal LDCND. 2.2.3 Basic operation characteristics Each impedance zone can be switched On and Off by the setting parameter Operation. Each zone can also be set to Non-directional, Forward or Reverse by setting the parameter DirMode . The operation for phase to earth and phase to phase fault can be individually switched On and Off by the setting parameter OpModePE and OpModePP.

167

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

For critical applications such as for lines with high SIRs as well as CVTs, it is possible to improve the security by setting the parameter ReachMode to Underreach. In this mode the reach for faults close to the zone reach is reduced by 20% and the filtering is also introduced to increase the accuracy in the measuring. If the ReachMode is set to Overreach no reduction of the reach is introduced and no extra filtering introduced. The latter setting is recommended for overreaching pilot zone, zone 2 or zone 3 elements and reverse zone where overreaching on transients is not a major issue either because of less likelihood of overreach with higher settings or the fact that these elements do not initiate tripping unconditionally. The offset mho characteristic can be set in Non-directional, Forward or Reverse by the setting parameter OffsetMhoDir. When Forward or Reverse is selected a directional line is introduced. Information about the directional line is given from the directional element and given to the measuring element as binary coded signal to the input DIRCND. The zone reach for phase to earth fault and phase to phase fault is set individually in polar coordinates. The impedance is set by the parameters ZPE and ZPP and the corresponding arguments by the parameters ZAngPE and ZAngPP. Compensation for earth return path for faults involving earth is done by setting the parameter KNMag and KNAng where KNMag is the magnitude of the earth return path and KNAng is the difference of angles between KNMag and ZPE. KNMag and KNAng are defined according to equation 16 and equation 17.

KNMag =

Z0-Z1 3 Z1
(Equation 16)

Z0-Z1 KNAng = ( ZAngPE ) arg 3 Z1

(Equation 17)

Where: Z0 Z1 is the complex zero sequence impedance of the line in ohm/phase is the complex positive sequence impedance of the line in ohm/phase

ZAngPE line angle of the positive line impedance

The phase-to-earth and phase-to-phase measuring loops can be time delayed individually by setting the parameter tPE and tPP respectively. To release the time delay, the operation mode for the timers, OpModetPE and OpModetPP, has to be set to On. This is also the case for instantaneous operation. The function can be blocked in the following ways: activating of input BLOCK blocks the whole function

168

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

activating of the input BLKZ (fuse failure) blocks all output signals activating of the input BLKZMTD blocks the delta based algorithm activating of the input BLKHSIR blocks the instantaneous part of the algorithm for high SIR values activating of the input BLKTRIP blocks all output signals activating the input BLKPE blocks the phase-to-earth fault loop outputs activating the input BLKPP blocks the phase-to-phase fault loop outputs

The activation of signal BLKZ can either be by external fuse failure function or from the loss of voltage check in the Mho supervision logic (ZSMGAPC). In both cases the output BLKZ in the Mho supervision logic shall be connected to the input BLKZ in the Mho distance function block (ZMHODIS 21). The input signal BLKZMTD is activated during some ms after fault has been detected by the Mho supervision logic to avoid unwanted operations due to transients. It shall be connected to the BLKZMTD output signal at the Mho supervision function. At SIR values >10, the use of electronic CVT might cause overreach due to the built in resonance circuit in the CVT which reduce the secondary voltage for a while. The input BLKHSIR shall be connected to the output signal HSIR on the Mho supervision logic for increasing of the filtering and high SIR values. This is valid only when permissive underreach scheme is selected by setting ReachMode=Underreach. 2.2.4 Theory for operation The Mho algorithm is based on phase comparison of a operating phasor and a polarizing phasor. When the operating phasor leads the reference phasor by more than 90 degrees, the function will operate and give a trip output. Phase-to-phase fault Mho The plain Mho circle has the characteristic as figure 86The condition for deriving the angle is according to equation 18.

= arg(U L1 L 2 I L1 L 2 ZPP ) arg(U pol )

(Equation 18)

169

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

where: the voltage vector difference between phases L1 and L2

U L1 L 2
the current vector difference between phases L1 and L2

I L1 L 2
ZPP Upol the positive sequence impedance setting for phase to phase fault is the polarizing voltage

The polarized voltage consists of 100% memorized positive sequence voltage (UL1L2 for phase L1 to L2 fault). The memorized voltage will prevent collapse of the Mho circle for close in faults. Operation occurs if 90270

IL1L2X

Ucomp = UL1L2 - IL1L2 ZPP IL1L2 ZPP

Upol UL1L2

IL1L2R

en07000109.vsd

Figure 86:

Simplified mho characteristic and vectordiagram for phase L1 to L2 fault.

170

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

Offset Mho The characteristic for offset mho is a circle where two points on the circle are the setting parameters ZPP and ZRevPP. The vector ZPP in the impedance plane has the settable angle AngZPP and the angle for ZRevPP is AngZPP+180. The condition for operation at phase to phase fault is that the angle between the two compensated voltages Ucomp1 and Ucomp2 is greater or equal to 90 figure 87. The angle will be 90 for fault location on the boundary of the circle. The angle for L1 to L2 fault can be defined according to equation 19.

= arg

U-(-IL1L2 ZRevPP)
U -IL1L2 ZPP
(Equation 19)

where: = is the UL1L2 voltage

U
ZRevPP = is the positive sequence impedance setting for phase to phase fault in reverse direction

IL1L2jX

Ucomp1 = UL1L2 - IL1L2 ZPP IL1L2 ZPP

U Ucomp2 = U = IFZF=UL1L2 IL1L2R

- IL1L2 Z RevPP
en07000110.vsd

Figure 87:

Simplified offset mho characteristic and voltage vectors for phase L1 to L2 fault.

171

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

For operation the angle should be 90<<270. Offset Mho, forward direction When forward direction has been selected for the offset mho, an extra criteria beside the one for offset mho equation 20 is introdced, that is the angle between the voltage and the current must lie between the blinders in second quadrant and fourth quadrant. See figure 88 below. So the condition for operation will be

90 < < 270

(Equation 20)

and

ArgDir < < ArgNegR e s

(Equation 21)

where ArgDir ArgNegRes

is the setting parameter for directional line in fourth quadrant is the setting parameter for directional line in second quadrant is calculated according to equation 19

The directional information is brought to the mho distance measurement from the mho directional element as binary coded information to the input DIRCND. See chapter Mho directional element for information about the mho directionalety element.

172

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

IL1L2jX

ZPP

UL1L2

ArgNegRes

IL1L2
ArgDir

en07000111.vsd

Figure 88:

Simplified offset mho characteristic in forward direction for phase L1 to L2 fault.

Offset Mho, reverse direction The operation area for offset Mho in reverse direction is according to figure 89. The operation area in second quadrant is ArgNegRes+180. The conditions for operation are

90 < < 270

(Equation 22)

and

180 ArgDir < < ArgNeg Re s + 180

(Equation 23)

The is derived according to equation 19 for the mho circle and is the angle between the voltage and current.

173

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

X ZPP

ArgNegRes

IL1L2

ArgDir
UL1L2

ZRevPP
en06000469.eps

Figure 89:

Operation characteristice for reverse phase L1phase L2 fault.

Phase-to-earth fault Mho The measuring of earth faults uses earth return compensation applied in a conventional way. The compensation voltage is derived by considering the influence from the earth return path. For a earth fault in phase L1A, we can derive the compensation voltage Ucomp see figure 90 as

Ucomp = U pol I L1 Z loop

(Equation 24)

174

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

where Upol Zloop is the polarizing voltage (memorized UL1 for Phase L1 to earth fault) is the loop impedance, which in general terms can be expressed as

Z1+ZN = Z 1 1 + KN
where Z1 KN

positive sequence impedance of the line (Ohm/phase) zero sequence compensator factor

The angle between the Ucomp and the polarize voltage Upol for a L1 to earth fault is

= arg U L1 I L1 + IN KN ZPE arg(Upol)

(Equation 25)

where: UL1 IL1 IN = phase voltage in faulty phase L1 = phase current in faulty phase L1 = zero sequence current in faulty phase L1

KN

Z0-Z1 the setting parameter for the zero swquence compensation consisting of the magni3 Z1 tude KN and the angle KNAng.

Upol = 100% of positive sequence memorized voltage UL1

It is to be noted that the angle KNAng is the difference angle between the positive sequence impedance ZPE and the impedance ZN for the earth return path see figure 90

175

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

IL1X

KNAng IL1ZN

Ucomp

IL1 Zloop
IL1ZPE Upol f IL1 (Ref) IL1R

en06000472.vsd

Figure 90:

Simplified offset mho characteristic and vectordiagram for phase L1 to earth fault.

Operation occurs if

90 270
(Equation 26)

Offset Mho The characteristic for offset mho at earth fault is a circle containing the two vectors from the origin ZPE and ZRevPE where ZPE and ZrevPE are the settting reach for the positive sequence impedance in forward respective reverse direction. The vector ZPE in the impedance plane has the settable angle AngZPE and the angle for ZRevPP is AngZPE+180 The condition for operation at phase to earth fault is that the angle between the two compensated voltages Ucomp1 and Ucomp2 is greater or equal to 90 see 91. The angle will be 90 for fault location on the boundary of the circle. The angle for L1 to earth fault can be defined as

= arg
= arg

UL1-(- IL1 Z Re vPE )

UL1- IL1L ZPE

VL1-(- IL1 Z Re vPE ) VL1- IL1L ZPE

(Equation 27)

176

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

where is the phase L1 phase voltage

U L1

177

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

IL1L 2 jX

U comp1 = UL1 - I L1 ZPE IL1 ZPE

UL1

U comp2 = UL1 - (-IL1 ZRevPE)

IL1L2 R

- I L1 Z Re vPe
en 06000465 . vsd

IABjX

V comp1 = VA - IA ZPE

IA ZPE

VA

V comp2 = VA - (-IA ZRevPE)

I AB R

- IA Z RevPe
en 06000465 _ansi. vsd

Figure 91:

Simplified offset mho characteristic and voltage vector for phase L1 to L2 fault.

Operation occurs if

178

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

90 270
(Equation 28)

Offset Mho, forward direction In the same way as for phase-to-phase fault, selection of forward direction of offset mho will introduce an extra criteria for operation. Beside the basic criteria for offset mho according to equations 27 and 28, also the criteria that the angle between the voltage and the current must lie between the blinders in second and fourth quadrant. See figure 92. The condition for operation will hereby be 90<<270 and ArgDir<<ArgNegRes.
where ArgDir ArgNegRes is the setting parameter for directional line in fourth quadrant is the setting parameter for directional line in second quadrant.
is calculated according to equation 27

IL1 jX

UL1

ArgNegRes

IL1
ArgDir

IL1R

en 06000466 .vsd

Figure 92:

Simplified characteristic for offset mho in forward direction for L1 to earth fault.

179

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

Offset mho, reverse direction In the same way as for offset in forward direction, the selection of offset mho in reverse direction will introduce an extra criteria for operation compare to the normal offset Mho. The extra is that the angle between the fault voltage and the fault current shall lie between the blinders in second and fourth quadrant. The operation area in second quadrant is limited by the blinder defined as 180 -ArgDir and in fourth quadrant ArgNegRes+180, see figure 93 The conditions for operation of offset Mho in reverse direction for L1 to earth fault will be 90<<270 and 180-Argdir<<ArgNegRes+180. The is derived according to equation 27 for the offset Mho circle and is the angle between the voltage and current.

180

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

X ZPE

ArgNegRes IL1 ArgDir UL1 ZRevPE R

en06000470.eps

181

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

X ZPE

ArgNegRes IA ArgDir VA ZRevPE R

en06000470_ansi.eps

Figure 93:

Simplified characteristic for offset Mho in reverse direction for L1 to earth fault.

2.3

Function block
ZMH1ZMHPDIS_21 I3P U3P CURR_INP VOLT_INP POL_VOLT BLOCK BLKZ BLKZMTD BLKHSIR BLKTRIP BLKPE BLKPP DIRCND STCND LDCND TRIP TRL1 TRL2 TRL3 TRPE TRPP START STL1 STL2 STL3 STPE STPP

en06000423.vsd

Figure 94:

ZMH function block

182

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

2.4

Input and output signals

Table 86:
Signal I3P U3P CURR_INP VOLT_INP POL_VOLT BLOCK BLKZ BLKZMTD BLKHSIR BLKTRIP BLKPE BLKPP DIRCND STCND LDCND

Input signals for the ZMHPDIS_21 (ZMH1-) function block

Description Connection for current sample signals Connection for voltage sample signals Connection for current signals Connection for voltage signals Connection for polarizing voltage Block of function Block due to fuse failure Block signal for blocking of time domaine function Blocks time domain function at high SIR Blocks all operate output signals Blocks phase-to-earth operation Blocks phase-to-phase operation External directional condition External start condition (loop enabler) External load condition (loop enabler)

Table 87:
Signal TRIP TRL1 TRL2 TRL3 TRPE TRPP START STL1 STL2 STL3 STPE STPP

Output signals for the ZMHPDIS_21 (ZMH1-) function block

Description Trip General Trip phase L1 Trip phase L2 Trip phase L3 Trip phase-to-earth Trip phase-to-phase Start General Start phase L1 Start phase L2 Start phase L3 Start phase-to-earth Start phase-to-phase

183

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

2.5

Setting parameters
Table 88:
Parameter Operation IBase UBase DirMode

Basic parameter group settings for the ZMHPDIS_21 (ZMH1-) function

Range Off ON 1 - 99999 0.05 - 2000.00 Off Offset Forward Reverse Off ON OverReach Underreach Off ON 0.005 - 3000.000 Step 1 0.05 Default ON 3000 400.00 Forward Unit A kV Description Operation Off/On Base current Base voltage Direction mode

LoadEnchMode ReachMode OpModePE ZPE

0.001

Off OverReach ON 30.000

ohm/p

Load enchroachment mode Off/On Reach mode Over/Underreach Operation mode Off / On of Phase-Earth loops Positive sequence impedance setting for Phase-Earth loop Angle for positive sequence line impedance for Phase-Earth loop Magnitud of earth return compensation factor KN Angle for earth return compensation factor KN Reverse reach of the phase to earth loop(magnitude) Delay time for operation of phase to earth elements Minimum operation phase to earth current Operation mode Off / On of Phase-Phase loops

ZAngPE

10 - 90

80

Deg

KN KNAng ZRevPE

0.00 - 3.00 -180 - 180 0.005 - 3000.000

0.01 1 0.001

0.80 -15 30.000

Deg ohm/p

tPE

0.000 - 60.000

0.001

0.000

IMinOpPE OpModePP

10 - 30 Off ON

1 -

20 ON

%IB -

184

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

Parameter ZPP

Range 0.005 - 3000.000

Step 0.001

Default 30.000

Unit ohm/p

Description Impedance setting reach for phase to phase elements Angle for positive sequence line impedance for Phase-Phase elements Reverse reach of the phase to phase loop(magnitude) Delay time for operation of phase to phase Minimum operation phase to phase current

ZAngPP

10 - 90

85

Deg

ZRevPP

0.005 - 3000.000

0.001

30.000

ohm/p

tPP IMinOpPP

0.000 - 60.000 10 - 30

0.001 1

0.000 20

s %UB

Table 89:
Parameter OffsetMhoDir

Advanced parameter group settings for the ZMHPDIS_21 (ZMH1-) function

Range Non-directional Forward Reverse Off ON Off ON Step Default Non-directional Unit Description Direction mode for offset mho Operation mode Off / On of Zone timer, Ph-E Operation mode Off / On of Zone timer, Ph-ph

OpModetPE OpModetPP

ON ON

Table 90:
Parameter IBase UBase PilotMode Zreach IMinOp

Basic parameter group settings for the ZSMGAPC (ZSM1-) function

Range 1 - 99999 0.05 - 2000.00 Off On 0.1 - 3000.0 10 - 30 Step 1 0.05 0.1 1 Default 3000 400.00 Off 38.0 20 Unit A kV ohm %IB Description Base value for current measurement Base value for voltage measurement Pilot mode Off/On Line impedance Minimum operating current for SIR measurement

185

Full-scheme distance measuring, Mho characteristic, PDIS 21

Chapter 5 Impedance protection

Table 91:
Parameter DeltaI

Advanced parameter group settings for the ZSMGAPC (ZSM1-) function

Range 0 - 200 Step 1 Default 10 Unit %IB Description Current change level in %IB for fault inception detection Zero seq current change level in % of IB Voltage change level in %UB for fault inception detection Zero seq voltage change level in % of UB Settable level for source impedance ratio

Delta3I0 DeltaU

0 - 200 0 - 100

1 1

10 5

%IB %UB

Delta3U0 SIRLevel

0 - 100 5 - 15

1 1

5 10

%UB -

2.6

Technical data
Table 92:
Function Number of zones with selectable directions Minimum operate current Positive sequence impedance, phaseearth loop Positive sequence impedance angle, phaseearth loop Reverse reach, phaseearth loop (Magnitude) Impedance reach for phasephase elements Angle for positive sequence impedance, phasephase elements Reverse reach of phasephase loop Magnitude of earth return compensation factor KN

Full-scheme distance protection, Mho characteristic (PDIS, 21)

Range or value 5 with selectable direction (1030)% of IBase (0.0053000.000) /phase (1090) degrees (0.0053000.000) /phase (0.0053000.000) /phase (1090) degrees Accuracy 2.0% static accuracy

Conditions: Voltage range: (0.1-1.1) x Ur Current range: (0.5-30) x Ir Angle: at 0 degrees and 85 degrees

(0.0053000.000) /phase (0.003.00)

Angle for earth compensation fac- (-180180) degrees tor KN Dynamic overreach Timers Operate time Reset ratio Reset time <5% at 85 degrees measured with CVTs and 0.5<SIR<30 (0.000-60.000) s 15 ms typically (with static outputs) 105% typically 30 ms typically
0.5% 10 ms

186

Mho impedance supervision logic

Chapter 5 Impedance protection

3
3.1

Mho impedance supervision logic

Introduction
The Mho impedance supervision logic includes features for fault inception detection and high SIR detection. It also includes the functionality for loss of potential logic as well as for the pilot channel blocking scheme. The Mho Impedance Supervision logic can mainly be decomposed in two different parts: 1. A fault inception detection logic 2. High SIR detection logic

3.2
3.2.1

Principle of operation
Fault inception detection The aim for the fault inception detector is to very fast detect that a fault has occurred on the system. The fault inception detection detects instantaneous changes in any phase currents or zero sequence current in combination with a change in the corresponding phase voltage or zero sequence voltage. If the change of any phase current and corresponding phase voltage or 3U0 and 3I0 exceeds the setting parameters DeltaI and DeltaU respectively Delta3U0 and Delta3I0 and the input signal BLOCK is not activated, the ouput signal FLTDET is activated indicating that a system fault has occoured. If the setting pilotMode is set to On in Blocking scheme and the fault inception function has detected a system fault, a block signal BLKCHST will be issued and send to remote end in order to block the overreaching zones. Different criteria has to be fulfilled for sending the BLKCHST signal: 1. The setting parameter pilotMode has to be set to On 2. The breaker has to be closed, i.e. the input signal CBOPEN has to be deactivated 3. A reverse fault should have been detected while the carrier send signal is not blocked, i.e. input signal REVSTART is activated and input signal BLOCKCS is not activated OR A fault inception is detected If it is later detected that it was an internal fault that made the function issue the BLKCHST signal, the function will issue a CHSTOP signal to unblock the remote end. The criteria that have to be fulfilled for this are: 1. The function has to be in pilot mode, i.e. the setting parameter pilotMode has to be set to On 2. The carrier send signal should be blocked, i.e. input signal BLOCKCS is On and,

187

Mho impedance supervision logic

Chapter 5 Impedance protection

3. A reverse fault should not have been detected while the carrier send signal was not blocked, i.e.input signals REVSTART and BLOCKCS is not activated. The function has a built in loss of voltage detection based on the evaluation of the change in phase voltage or the change in zero sequence voltage (3U0). It operates if the change in phase voltages exceeds the setting dULevel or 3U0 exceeds the setting dU0Level. If loss of voltage is detected, but not a fault inception, the distance protection function will be blocked. This is also the case if a fuse failure is detected by the external fuse failure function and activate the input FUSEFAIL. Those blocks are generated by activating the output BLKZ, which shall be connected to the input BLKZ on the distance Mho function block. During fault inception a lot of transients will be developed which in turn might cause the distance function to overreach. The Mho supervision logic will increase the filtering during the most transient period of the fault. This is done by activating the output BLKZMD, which shall be connected to the input BLKZMTD on mho distance function block. High SIR detection High SIR values increases the likelihood that CVT will introduce a prolonged and distorted transient, increasing the risk for overreach of the distance function. The SIR function calculates the SIR value as the source impedance divided by the setting Zreach and activates the output signal HSIR if the calculated value for any of the six basic shunt faults exceed the setting parameter SIRLevel.The HSIR signal is intended to block the delta based mho impedance function.

3.3

Function block
ZSM1ZSMGAPC I3P BLKZMTD U3P BLKCHST BLOCK CHSTOP REVSTART HSIR BLOCKCS CBOPEN en06000426.vsd

ZSM1ZSMGAPC I3P V3P BLOCK REVSTART BLOCKCS CBOPEN BLKZMTD BLKCHST CHSTOP HSIR

en06000426_ansi.vsd

Figure 95:

ZSM1 function block

188

Mho impedance supervision logic

Chapter 5 Impedance protection

3.4

Input and output signals

Table 93:
Signal I3P U3P BLOCK REVSTART BLOCKCS CBOPEN

Input signals for the ZSMGAPC (ZSM1-) function block

Description Three phase current samples and DFT magnitude Three phase phase-neutral voltage samples and DFT magnitude Block of the function Indication of reverse start Blocks the blocking carrier signal to remote end Indicates that the breaker is open

Table 94:
Signal BLKZMTD BLKCHST CHSTOP HSIR

Output signals for the ZSMGAPC (ZSM1-) function block

Description Block signal for blocking of time domained mho Blocking signal to remote end to block overreaching zone Stops the blocking signal to remote end Indication of source impedance ratio above set limit

3.5

Setting parameters
Table 95:
Parameter IBase UBase PilotMode Zreach IMinOp

Basic parameter group settings for the ZSMGAPC (ZSM1-) function

Range 1 - 99999 0.05 - 2000.00 Off On 0.1 - 3000.0 10 - 30 Step 1 0.05 0.1 1 Default 3000 400.00 Off 38.0 20 Unit A kV ohm %IB Description Base value for current measurement Base value for voltage measurement Pilot mode Off/On Line impedance Minimum operating current for SIR measurement

189

Mho impedance supervision logic

Chapter 5 Impedance protection

Table 96:
Parameter DeltaI

Advanced parameter group settings for the ZSMGAPC (ZSM1-) function

Range 0 - 200 Step 1 Default 10 Unit %IB Description Current change level in %IB for fault inception detection Zero seq current change level in % of IB Voltage change level in %UB for fault inception detection Zero seq voltage change level in % of UB Settable level for source impedance ratio

Delta3I0 DeltaU

0 - 200 0 - 100

1 1

10 5

%IB %UB

Delta3U0 SIRLevel

0 - 100 5 - 15

1 1

5 10

%UB -

190

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

Phase selection with load encroachment (PDIS, 21)

Function block name: PHSANSI number: 21 IEC 61850 logical node name: FDPSPDIS IEC 60617 graphical symbol:

Z<phs

4.1

Introduction
The operation of transmission networks today is in many cases close to the stability limit. Due to environmental considerations the rate of expansion and reinforcement of the power system is reduced e.g. difficulties to get permission to build new power lines. The ability to accurately and reliable classify the different types of fault so that single pole tripping and auto-reclosing can be used plays an important roll in this matter. The phase selection function is designed to accurately select the proper fault loop in the distance function dependent on the fault type. The heavy load transfer that is common in many transmission networks may make fault resistance coverage difficult to achieve. Therefore the function has a built in algorithm for load encroachment, which gives the possibility to enlarge the resistive setting of both the phase selection and the measuring zones without interfering with the load. The extensive output signals from the phase selection gives also important information about faulty phase(s) which can be used for fault analysis.

4.2

Principle of operation
The basic impedance algorithm for the operation of the phase-selection measuring elements is the same as for the distance-measuring function (see section 1 "Distance measuring zones, quadrilateral characteristic (PDIS, 21)"). The "phase selection" includes six impedance measuring loops; three intended for phase-to-earth faults, and three intended for phase-to-phase as well as for three-phase faults. The difference, compared to the zone measuring elements, is in the combination of the measuring quantities (currents and voltages) for different types of faults. The characteristic is basically non-directional, but the PHS function uses information from the directional function block to discriminate whether the fault is in forward or reverse. The directional lines are drawn as "line-dot-dot-line" in the figures below.

The start condition STCNDZ is essentially based on the following criteria: 1. Residual current criteria, i.e. separation of faults with and without earth connection 2. Regular quadrilateral impedance characteristic

191

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

3. Load encroachment characteristics is always active but can be switched off by selecting a high setting. The current start condition STCNDI is based on the following criteria: 1. Residual current criteria 2. No quadrilateral impedance characteristic. The impedance reach outside the load area is theoretically infinite. The practical reach, however, will be determined by the minimum operating current limits. 3. Load encroachment characteristic is always active, but can be switched off by selecting a high setting. The STCNDI-output described above is non-directional. The directionality is determined by the distance zones direction function block. There are still output from the function that indicate whether a start is in forward or reverse direction, or in between those (e.g. STFWL1 and STRVL1, and NDIR_A). These directional indications are based on the sector boundaries of the directional function and the impedance setting of the phase selection function. Their operate characteristics are illustrated in figure 96.

60 R 60

60 R 60

Non-directional (ND)

Forward (FW)

Reverse (RV)
en05000668.vsd

Figure 96:

Characteristic for non-directional, forward and reverse operation of PHS

The setting of the load encroachment function may influence the total operating characteristic, (for more information, refer to section 4.2.4 "Load encroachment"). The input DIRCND contains binary coded information about the directional coming from the directionality block. It shall be connected to the STDIR output on the ZD block. This information is also transferred to the input DIRCND on the distance measuring zones, i.e. the ZM block. The code built up for the directionality is as follows:

192

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

STDIR=STFWL1*1+STFWL2*4+STFWL3*16+STFWL1L2*64+STFWL2L3*256+STFWL 3L1*1024+STRVL1*2+STRVL2*8+STRVL3*32+STRVL1L2*128+STRVL2L3*512+STR VL3L1*2048 If the binary information is 1 then it will be considered that we have start in forward direction in phase L1. If the binary code is 5 then we have start in forward direction in phase L1 and L2 etc. The STCND (Z or I) output contains, in a similar way as DIRCND, binary coded information, in this case information about the condition for opening correct fault loop in the distance measuring element. It shall be connected to the STCND input on the ZM blocks. The code built up for release of the measuring fault loops is as follows: STCND = L1N*1 + L2N*2 + L3N*4 + L1L2*8 + L2L3*16 + L3L1*32 4.2.1 Phase-to-earth fault For a phase-to-earth fault, the measured impedance by PHS function will be according to equation 29.

ZPHSn =

ULn ILn
(Equation 29)

where: n corresponds to the particular phase (n=1, 2 or 3)

The characteristic for the PHS function at phase to earth fault is according to figure 97. The characteristic has a fixed angle for the resistive boundary in the first quadrant of 60. The resistance RN and reactance XN is the impedance in the earth return path defined according to equation 30 and equation 31.
R0 R1 3
(Equation 30)

RN =

XN =

X 0 X1 3
(Equation 31)

193

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

X (ohm/loop) Kr(X1+XN) RFRvPE RFFwPE

X1+XN RFFwPE RFRvPE 60 deg X1 Kr = 1 tan(60 deg) 60 deg

R (Ohm/loop)

RFRvPE Kr(X1+XN)

RFFwPE

en06000396.vsd

Figure 97:

Characteristic of PHS for phase to earth fault (setting parameters in italic), ohm/loop domain

Besides this, the 3I0 residual current must fulfil the conditions according to equation 32 and equation 33.
3 I 0 0.5 IM in O p
(Equation 32)

3 I0 INReleasePE ----------------------------------- Iphmax 100

(Equation 33)

where: IMinOp INReleasePE Iphmax is the minimum operation current for forward zones, is the setting for the minimum residual current needed to enable operation in the ph-E fault loops (in %) and is the maximum phase current in any of three phases.

194

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

4.2.2

Phase-to-phase fault For a phase-to-phase fault, the measured by the PHS function will be according to equation 34.
ULm ULn 2 ILn
(Equation 34)

ZPHS =

ULm is the leading phase voltage, ULn the lagging phase voltage and ILn the phase current in the lagging phase n. The operation characteristic is shown in figure 98.

X (ohm/phase) 0.5FRvPP KrX1 0.5RFFwPP

X1 0.5RFFwPP 60 deg

R (ohm/phase) 60 deg 0.5RFRvPP X1 Kr = 1 tan(60 deg)

KrX1 0.5RFRvPP 0.5RFFwPP

en05000670.vsd

Figure 98:

The operation characteristic for PHS at phase-to-phase fault (setting parameters in Italic), ohm/phase domain

In the same way as the condition for phase-to-earth fault, there are current conditions that have to be fulfilled in order to release the phase-to-phase loop. Those are according to equation 35 or equation 36.

3I 0 < IN Re leasePE
(Equation 35)

195

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

3I 0 < INBlockPP Iph max

(Equation 36)

where: INRelease INBlockPP Iphmax is 3I0 limit for releasing phase-to-earth measuring loops, is 3I0 limit for blocking phase-to-phase measuring loop and is maximal magnitude of the phase currents.

4.2.3

Three phase faults The operation condition for three phase faults are the same as for phase-to-phase fault i.e. equation 34, equation 35 and equation 36 are used to release the operation of the function. However, the reach is expanded by a factor 2/3 (approximately 1.1547) in all directions. At the same time the apparent impedance is rotated 30 degrees, counter-clockwise. The characteristic is shown in figure 99.

X (ohm/phase) 4 X1 3 90 deg 0.5RFFwPPK3 X1K3 4 RFFwPP 6

R (ohm/phase) 0.5RFRvPPK3 K3 = 2 / sqrt(3)

30 deg

en05000671.vsd

Figure 99:

The characteristic of PHS for three phase fault (setting parameters in italic)

196

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

4.2.4

Load encroachment Each of the six measuring loops has its own load (encroachment) characteristic based on the corresponding loop impedance. The load encroachment functionality is always active, but can be switched off by selecting a high setting. The outline of the characteristic is presented in figure 100. As illustrated, the resistive blinders are set individually in forward and reverse direction while the angle of the sector is the same in all four quadrants.

RLdFw ARGLd ARGLd

ARGLd RLdRv

ARGLd

en05000196.vsd

Figure 100: Characteristic of load encroachment function The influence of load encroachment function depending on the operation characteristic is dependent on the chosen operation mode of the PHS function. When selection mode is STCNDZ, the characteristic for the PHS (and also zone measurement depending on settings) will be reduced by the load encroachment characteristic (see figure 101, left illustration). When STCNDI is selected the operation characteristic will be as the right illustration in figure 101. The reach will in this case be limit by the minimum operation current and the distance measuring zones.

197

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

STCNDZ

STCNDI
en05000197.vsd

Figure 101: Difference in operating characteristic depending on operation mode when load encroachment is activated When the "phase selection" is set to operate together with a distance measuring zone the resultant operate characteristic could look something like in figure 102. The figure shows a distance measuring zone operating in forward direction. Thus, the operate area is highlighted in black.

198

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

X "Phase selection" "quadrilateral" zone Distance measuring zone

Load encroachment characteristic R Directional line

en05000673.vsd

Figure 102: Operation characteristic in forward direction when load encroachment is enabled Figure 102 is valid for phase-to-earth as well as phase-to-phase faults. During a three-phase fault, or load, when the "quadrilateral" phase-to-phase characteristic is subject to enlargement and rotation the operate area is transformed according to figure 103. Notice in particular what happens with the resistive blinders of the "phase selection" "quadrilateral" characteristic. Due to the 30-degree rotation, the angle of the blinder in quadrant one is now 90 degrees instead of the original 60 degrees. The blinder that is nominally located to quadrant four will at the same time tilt outwards and increase the resistive reach around the R-axis. Consequently, it will be more or less necessary to use the load encroachment characteristic in order to secure a margin to the load impedance.

199

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

X (ohm/phase) Phase selection Quadrilateral zone

Distance measuring zone

R (ohm/phase)

en05000674.vsd

Figure 103: Operation characteristic for PHS in forward direction for three-phase fault, ohm/phase domain 4.2.5 Minimum operate currents The operation of the PHS function is blocked if the magnitude of input currents falls below certain threshold values. The phase-to-earth loop Ln is blocked if ILn<IMinOpPE, where ILn is the RMS value of the current in phase Ln. The phase-to-phase loop LmLn is blocked if (2ILn<IMinOpPP). 4.2.6 Simplified logic diagrams Figure 104 presents schematically the creation of the phase-to-phase and phase-to-earth operating conditions. Consider only the corresponding part of measuring and logic circuits, when only a phase-to-earth or phase-to-phase measurement is available within the terminal.

200

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

Figure 104: Phase-to-phase and phase-to-earth operating conditions (residual current criteria) A special attention is paid to correct phase selection at evolving faults. A STCNDI output signal is created as a combination of the load encroachment characteristic and current criteria, refer to figure 104. This signal can be configured to STCND functional input signals of the distance protection zone and this way influence the operation of the ph-ph and ph-E zone measuring elements and their phase related starting and tripping signals. Figure 105 presents schematically the composition of non-directional phase selective signals PHS--STNDLn. Signals ZMLnN and ZMLmLn (m and n change between one and three according to the phase number) represent the fulfilled operating criteria for each separate loop measuring element (i.e. within the "quadrilateral" characteristic.

201

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

Figure 105: Composition on non-directional phase selection signals Composition of the directional (forward and reverse) phase selective signals is presented schematically in figure 107 and figure 106. The directional criteria appears as a condition for the correct phase selection in order to secure a high phase selectivity for simultaneous and evolving faults on lines within the complex network configurations. Signals DFWLn and DFWLnLm present the corresponding directional signals for measuring loops with phases Ln and Lm. Designation FW (figure 107) represents the forward direction as well as the designation RV (figure 106) represents the reverse direction. All directional signals are derived within the corresponding digital signal processor. Figure 106 presents additionally a composition of a STCNDZ output signal, which is created on the basis of impedance measuring conditions. This signal can be configured to STCND functional input signals of the distance protection zone and this way influence the operation of the ph-ph and ph-E zone measuring elements and their phase related starting and tripping signals.

202

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

Figure 106: Composition of phase selection signals for reverse direction

203

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

Figure 107: Composition of phase selection signals for forward direction

204

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

4.3

Function block
PHS1FDPSPDIS_21 I3P U3P BLOCK DIRCND TRIP START STFWL1 STFWL2 STFWL3 STFWPE STRVL1 STRVL2 STRVL3 STRVPE STNDL1 STNDL2 STNDL3 STNDPE STFW1PH STFW2PH STFW3PH STPE STPP STCNDZ STCNDI en06000258.vsd

Figure 108: PHS function block

4.4

Input and output signals

Table 97:
Signal I3P U3P BLOCK DIRCND

Input signals for the FDPSPDIS_21 (PHS--) function block

Description Group signal for current input Group signal for voltage input Block of function External directional condition

Table 98:
Signal STFWL1 STFWL2 STFWL3 STFWPE STRVL1 STRVL2 STRVL3 STRVPE STNDL1 STNDL2

Output signals for the FDPSPDIS_21 (PHS--) function block

Description Fault detected in phase L1 - forward direction Fault detected in phase L2 - forward direction Fault detected in phase L3 - forward direction Earth fault detected in forward direction Fault detected in phase L1 - reverse direction Fault detected in phase L2 - reverse direction Fault detected in phase L3 - reverse direction Earth fault detected in reverse direction Non directional start in L1 Non directional start in L2

205

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

Signal STNDL3 STNDPE STFW1PH STFW2PH STFW3PH STPE STPP STCNDZ STCNDI

Description Non directional start in L3 Non directional start, phase-earth Start in forward direction for single-phase fault Start in forward direction for two- phase fault Start in forward direction for thre-phase fault Current conditions release of phase-earth measuring elements Current conditions release of phase-phase measuring elements Start condition (PHS,LE and I based) Start condition (LE and I based)

4.5

Setting parameters
Table 99:
Parameter IBase INBlockPP

Basic parameter group settings for the FDPSPDIS_21 (PHS--) function

Range 1 - 99999 10 - 100 Step 1 1 Default 3000 40 Unit A %IPh Description Base current for current settings 3I0 limit for blocking phase-to-phase measuring loops 3I0 limit for releasing phase-to-earth measuring loops Forward resistive reach within the load impedance area Reverse resistive reach within the load impedance area Load angle determining the load impedance area Positive sequence reactance reach Zero sequence reactance reach Fault resistance reach, Ph-Ph, forward

INReleasePE

10 - 100

20

%IPh

RLdFw

1.00 - 3000.00

0.01

80.00

ohm/p

RLdRv

1.00 - 3000.00

0.01

80.00

ohm/p

ArgLd X1 X0 RFFwPP

5 - 70 0.50 - 3000.00 0.50 - 9000.00 0.50 - 3000.00

1 0.01 0.01 0.01

30 40.00 120.00 30.00

Deg ohm/p ohm/p ohm/l

206

Phase selection with load encroachment (PDIS, 21)

Chapter 5 Impedance protection

Parameter RFRvPP RFFwPE RFRvPE IMinOpPP

Range 0.50 - 3000.00 1.00 - 9000.00 1.00 - 9000.00 5 - 30

Step 0.01 0.01 0.01 1

Default 30.00 100.00 100.00 10

Unit ohm/l ohm/l ohm/l %IB

Description Fault resistance reach, Ph-Ph, reverse Fault resistance reach, Ph-E, forward Fault resistance reach, Ph-E, reverse Minimum operate delta current for Phase-Phase loops Minimum operate phase current for Phase-Earth loops

IMinOpPE

5 - 30

%IB

4.6

Technical data
Table 100: Phase selection with load encroachment, quadrilateral characteristic (PDIS, 21)
Function Minimum operate current Reactive reach, positive sequence, forward and reverse Resistive reach, positive sequence Reactive reach, zero sequence, forward and reverse Resistive reach, zero sequence Fault resistance, phase-earth faults, forward and reverse Fault resistance, phase-phase faults, forward and reverse Load encroachment criteria: Load resistance, forward and reverse Safety load impedance angle Reset ratio 105% typically (1.003000.00) /phase (5-70) degrees Range or value (5-30)% of Ibase (0.503000.00) /phase (0.101000.00) /phase (0.509000.00) /phase (0.503000.00) /phase (1.009000.00) /loop (0.503000.00) /loop Accuracy 1.0% of Ir 2.0% static accuracy 2.0 degrees static angular accuracy Conditions: Voltage range: (0.1-1.1) x Ur Current range: (0.5-30) x Ir Angle: at 0 degrees and 85 degrees

207

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

Full scheme distance protection, quadrilateral for Mho

Function block name: ZMMx-ANSI number: 21 IEC 61850 logical node name: ZMMPDIS IEC 60617 graphical symbol:

5.1

Introduction
The distance protection is a five zone protection with three fault loops for phase to earth fault for each of the independent zones. Individual settings for each zone resistive and reactive reach gives flexibility for use on overhead lines and cables of different types and lengths. The function has a functionality for load encroachment which increases the possibility to detect high resistive faults on heavily loaded lines (see figure 72). The independent measurement of impedance for each fault loop together with a sensitive and reliable built in phase selection makes the function suitable in applications with single phase auto-reclosing. Built-in adaptive load compensation algorithm prevents overreaching of zone1 at load exporting end at phase to earth faults on heavily loaded power lines. The distance protection zones can operate, independent of each other, in directional (forward or reverse) or non-directional mode. This makes them suitable, together with different communication schemes, for the protection of power lines and cables in complex network configurations, such as parallel lines, multi-terminal lines etc.

5.2
5.2.1

Principle of operation
Full scheme measurement The different fault loops within the IED 670 are operating in parallel in the same principle as a full scheme measurement.. Figure 109 presents an outline of the different measuring loops for the basic five, impedance-measuring zones l.

208

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

L1-N

L2-N

L3-N

Zone 1

L1-N

L2-N

L3-N

Zone 2

L1-N

L2-N

L3-N

Zone 3

L1-N

L2-N

L3-N

Zone 4

L1-N

L2-N

L3-N

Zone 5

en07000080.vsd

Figure 109: The different measuring loops at line-earth fault and phase-phase fault. 5.2.2 Impedance characteristic The distance measuring zone include three impedance measuring loops; one fault loop for each phase. The distance measuring zone will essentially operate according to the non-directional impedance characteristics presented in figure 110. The characteristic is illustrated with the full loop reach.

209

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

X RFPE R1+Rn RFPE

Xn =
X1+Xn

X0 X1 3

Rn = f N f N

R0 R1 3

R (Ohm/loop)

RFPE

RFPE

X1+Xn

RFPE

R1+Rn

RFPE
en05000661.vsd

Figure 110: Characteristic for the phase-to-earth measuring loops, ohm/loop domain. The fault loop reach may also be presented as in figure 111.

ILn UL1

R1 + j X1

Phase-to-earth element

Phase-to-earth fault in phase L1

RFPE (Arc + tower resistance) 0 IN (R0-R1)/3 + j (X0-X1)/3 )

en06000412.vsd

Figure 111: Fault loop model The R1 and jX1 in figure 111 represents the positive sequence impedance from the measuring point to the fault location. The RFPE is presented in order to convey the fault resistance reach.

210

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

The zone may be set to operate in Non-directional, Forward or Reverse direction through the setting OperationDir. The result from respective set value is illustrated in figure 112. It may be convenient to once again mention that the impedance reach is symmetric, in the sense that it is conform for forward and reverse direction. Therefore, all reach settings apply to both directions.

Non-directional

Forward

Reverse

en05000182.vsd

Figure 112: Directional operating modes of the distance measuring zone 5.2.3 Minimum operating current The operation of the distance measuring zone is blocked if the magnitude of input currents fall below certain threshold values. The phase-to-earth loop Ln is blocked if ILn < IMinOpPE. For zone 1 with load compensation feature the additional criterion applies, that all phase-to-earth loops will be blocked when IN < IMinOpIN, regardless of the phase currents. ILn is the RMS value of the current in phase Ln. IN is the RMS value of the vector sum of the three phase currents, i.e. residual current 3I0.

Note!
Both current limits IminOpPE and IminOpIN are automatically reduced to 75% of regular set values if the zone is set to operate in reverse direction, i.e. OperationDir=Reverse. 5.2.4 Measuring principles Fault loop equations use the complex values of voltage, current, and changes in the current. Apparent impedances are calculated and compared with the set limits. Here U and I represent the corresponding voltage and current phasors in the respective phase Ln (n = 1, 2, 3).

211

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

The calculation of the apparant impedances at phase-to-earth fault follow equation 37 The earth return compensation applies in a conventional manner.

U L1 Z app = ----------------------------I L1 + I N KN
(Equation 37)

Where: UL1, IL1 and IN are the phase voltage, phase current and residual current present to the IED KN is defined as:

KN =

X0 - X1 3X1

where X0 and X1 is zero and positive sequence reactance from the measuring point to the fault on the protected line.

Here IN is a phasor of the residual current in relay point. This results in the same reach along the line for all types of faults. The apparent impedance is considered as an impedance loop with resistance R and reactance X. The formula given in equation 37 is only valid for no loaded radial feeder applications. When load is considered in the case of single line to earth fault, conventional distance protection might overreach at exporting end and underreach at importing end. REx670 has an adaptive load compensation which increases the security in such applications. Measuring elements receive current and voltage information from the A/D converter. The check sums are calculated and compared, and the information is distributed into memory locations. For each of the six supervised fault loops, sampled values of voltage (U), current (I), and changes in current between samples (I) are brought from the input memory and fed to a recursive Fourier filter. The filter provides two orthogonal values for each input. These values are related to the loop impedance according to equation 38,
i X ----- U = R i + ---0 t
(Equation 38)

in complex notation, or:

212

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

X Re ( I ) Re ( U ) = R Re ( I ) + ------ ----------------0 t
(Equation 39)

X Im ( I ) Im ( U ) = R Im ( I ) + ------ ---------------t 0
(Equation 40)

with
0 = 2 f 0
(Equation 41)

where: Re Im f0 designates the real component of current and voltage, designates the imaginary component of current and voltage and designates the rated system frequency

The algorithm calculates Rm measured resistance from the equation for the real value of the voltage and substitute it in the equation for the imaginary part. The equation for the Xm measured reactance can then be solved. The final result is equal to:

Im ( U ) Re ( I ) Re ( U ) Im ( I ) ----------------------------------R m = ----------------------------------------------- Re ( I ) Im ( I ) Im ( I ) Re ( I )
(Equation 42)

Re ( U ) Im ( I ) Im ( U ) Re ( I )Xm = 0 t ----------------------------------------------------------------------------- Re ( I ) Im ( I ) Im ( I ) Re ( I )
(Equation 43)

The calculated Rm and Xm values are updated each sample and compared with the set zone reach. The adaptive tripping counter counts the number of permissive tripping results. This effectively removes any influence of errors introduced by the capacitive voltage transformers or by other factors. The directional evaluations are performed simultaneously in both forward and reverse directions, and in all six fault loops. Positive sequence voltage and a phase locked positive sequence memory voltage are used as a reference. This ensures unlimited directional sensitivity for faults close to the relay point.

213

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

5.2.5

Directional lines The evaluation of the directionality takes place in the function block ZDM. Equation 44 are used to classify that the fault is in forward direction for line-to-earth fault.

ArgDir < arg

0.85 U1L1 + 0.15 U1L1M I L1

< ArgNeg Re s
(Equation 44)

where: ArgDir ArgNegRes U1L1 U1L1M IL1 is the setting for the lower boundary of the forward directional characteristic, by default set to 15 (= -15 degrees) and is the setting for the upper boundary of the forward directional characteristic, by default set to 115 degrees, see figure 113. is positive sequence phase voltage in phase L1 is positive sequence memorized phase voltage in phase L1 is phase current in phase L1

The setting of ArgDir and ArgNegRes is by default set to 15 (= -15) and 115 degrees respectively (see figure 113) and it should not be changed unless system studies have shown the necessity. The ZDM gives a binary coded signal on the output STDIRCND depending on the evaluation where STFWL1N=1 adds 1, STRVL1N=1 adds 2, STFWL2N=1 adds 4 etc.

214

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

ArgNegRes

ArgDir

en05000722.vsd

Figure 113: Setting angles for discrimination of forward and reverse fault The reverse directional characteristic is equal to the forward characteristic rotated by 180 degrees. The polarizing voltage is available as long as the positive-sequence voltage exceeds 5% of the set base voltage UBase. So the directional element can use it for all unsymmetrical faults including close-in faults. For close-in three-phase faults, the U1L1M memory voltage, based on the same positive sequence voltage, ensures correct directional discrimination. The memory voltage is used for 100 ms or until the positive sequence voltage is restored. After 100 ms, the following occurs: If the current is still above the set value of the minimum operating current (between 10 and 30% of the set terminal rated current IBase), the condition seals in. - If the fault has caused tripping, the trip endures. - If the fault was detected in the reverse direction, the measuring element in the reverse direction remains in operation.

215

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

If the current decreases below the minimum operating value, the memory resets until the positive sequence voltage exceeds 10% of its rated value.

5.2.6

Simplified logic diagrams Distance protection zones The design of distance protection zone 1 is presented for all measuring: phase-to-earth loops. Phase-to-earth related signals are designated by LnE, where n represents the corresponding phase number (L1E, L2E, and L3E). Fulfillment of two different measuring conditions is necessary to obtain the one logical signal for each separate measuring loop: Zone measuring condition, which follows the operating equations described above. Group functional input signal (STCND), as presented in figure 114.

The STCND input signal represents a connection of six different integer values from the phase selection function within the IED, which are converted within the zone measuring function into corresponding boolean expressions for each condition separately. It is connected to the PHS function block output STCNDZ. The input signal DIRCND is used to give condition for directionality for the distance measuring zones. The signal contains binary coded information for both forward and reverse direction. The zone measurement function filter out the relevant signals on the DIRCND input depending on the setting of the parameter OperationDir. It shall be configured to the DIRCND output on the ZDM block.

216

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

STCND STNDL1N STNDL2N STNDL3N OR STNDPE

L1N L2N L3N

AND AND AND

OR VTSZ BLOCK OR AND STND BLK

en06000408.vsd

Figure 114: Conditioning by a group functional input signal STCND Composition of the phase starting signals for a case, when the zone operates in a non-directional mode, is presented in figure 115.

STNDL1N AND STNDL2N AND STNDL3N AND AND

15 ms t 15 ms t 15 ms t 15 ms t

STL1 STL2 STL3 START

OR BLK

en06000409.vsd

Figure 115: Composition of starting signals in non-directional operating mode Results of the directional measurement enter the logic circuits, when the zone operates in directional (forward or reverse) mode, see figure 116.

217

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

STNDL1N DIRL1N STNDL2N DIRL2N STNDL3N DIRL3N

AND OR AND 15 ms t STL1 & STZMPE.

AND

&

&

15 ms t

STL2

& BLK

15 ms t

STL3

OR

&

15 ms t

START

en07000081.vsd

Figure 116: Composition of starting signals in directional operating mode Tripping conditions for the distance protection zone one are symbolically presented in figure 117.

Timer tPE=On STZMPE BLKTR AND

tPE t 15ms AND

t

TRIP

STL1 STL2 STL3

AND AND AND

TRL1 TRL2 TRL3

en07000082.vsd

Figure 117: Tripping logic for the distance protection zone one

218

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

5.3

Function block
ZMM1ZMMPDIS_21 I3P U3P BLOCK BLKZ BLKTR STCND DIRCND TRIP TR_A TR_B TR_C PICKUP PU_A PU_B PU_C PHPUND en06000454.vsd

Figure 118: ZMM function block

5.4

Input and output signals

Table 101: Input signals for the ZMMPDIS_21 (ZMM1-) function block
Signal I3P U3P BLOCK BLKZ BLKTR STCND DIRCND Description Group signal for current input Group signal for voltage input Block of function Blocks all output by fuse failure signal Blocks all trip outputs External start condition (loop enabler) External directional condition

Table 102: Output signals for the ZMMPDIS_21 (ZMM1-) function block
Signal TRIP TRL1 TRL2 TRL3 START STL1 STL2 STL3 STND Description General Trip, issued from any phase or loop Trip signal from phase L1 Trip signal from phase L2 Trip signal from phase L3 General Start, issued from any phase or loop Start signal from phase L1 Start signal from phase L2 Start signal from phase L3 Non-directional start, issued from any phase or loop

219

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

5.5

Setting parameters
Table 103: Basic parameter group settings for the ZMMPDIS_21 (ZMM1-) function
Parameter Operation IBase UBase OperationDir Range Off On 1 - 99999 0.05 - 2000.00 Off Non-directional Forward Reverse 0.50 - 3000.00 0.10 - 1000.00 Step 1 0.05 Default On 3000 400.00 Forward Unit A kV Description Operation Off / On Base current, i.e. rated current Base voltage, i.e. rated voltage Operation mode of directionality NonDir / Forw / Rev

X1 R1

0.01 0.01

30.00 5.00

ohm/p ohm/p

Positive sequence reactance reach Positive seq. resistance for zone characteristic angle Zero sequence reactance reach Zero seq. resistance for zone characteristic angle Fault resistance reach in ohm/loop, Ph-E Operation mode Off / On of Zone timer, Ph-E Time delay of trip, Ph-E Minimum operate phase current for Phase-Earth loops Minimum operate residual current for Phase-Earth loops

X0 R0 RFPE Timer tPE tPE IMinOpPE

0.50 - 9000.00 0.50 - 3000.00 1.00 - 9000.00 Off On 0.000 - 60.000 10 - 30

0.01 0.01 0.01 0.001 1

100.00 15.00 100.00 On 0.000 20

ohm/p ohm/p ohm/l s %IB

IMinOpIN

5 - 30

%IB

5.6

Technical data
Table 104: Full-scheme distance protection, quadrilateral for mho
Function Number of zones Minimum operate current Range or value 5 with selectable direction (10-30)% of Ibase Accuracy -

220

Full scheme distance protection, quadrilateral for Mho

Chapter 5 Impedance protection

Function Positive sequence reactance Positive sequence resistance Zero sequence reactance Zero sequence resistance Fault resistance, Ph-E

Range or value (0.50-3000.00) /phase (0.10-1000.00) /phase (0.50-9000.00) /phase (0.50-3000.00) /phase (1.00-9000.00) /loop

Accuracy 2.0% static accuracy 2.0 degrees static angular accuracy Conditions: Voltage range: (0.1-1.1) x Ur Current range: (0.5-30) x Ir Angle: at 0 degrees and 85 degrees

Dynamic overreach Impedance zone timers Operate time Reset ratio Reset time

<5% at 85 degrees measured with CCVTs and 0.5<SIR<30 (0.000-60.000) s 24 ms typically 105% typically 30 ms typically 0.5% 10 ms -

221

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

Faulty phase identification with load enchroachment (PDIS, 21)

Function block name: PHMx ANSI number: 21 IEC 61850 logical node name: FMPSPDIS IEC 60617 graphical symbol:

6.1

Introduction
The operation of transmission networks today is in many cases close to the stability limit. Due to environmental considerations the rate of expansion and reinforcement of the power system is reduced e.g. difficulties to get permission to build new power lines. The ability to accurate and reliable classifying the different types of fault so that single pole tripping and auto-reclosing can be used plays an important roll in this matter. The phase selection function is design to accurate select the proper fault loop in the distance function dependent on the fault type. The heavy load transfer that is common in many transmission networks may in some cases interfere with the distance protection zone reach and cause unwanted operation. Therefore the function has a built in algorithm for load encroachment, which gives the possibility to enlarge the resistive setting of the measuring zones without interfering with the load. The output signals from the phase selection function produce important information about faulty phase(s) which can be used for fault analysis as well.

6.2
6.2.1

Principle of operation
The phase selection function The phase selection function can be decomposed into four different parts: 1. A high speed delta based current phase selector 2. A high speed delta based voltage phase selector 3. A symmetrical components based phase selector 4. Fault evaluation and selection logic 5. A load enchroachment logic 6. A blinder logic The function can be de-activated and activated by setting the parameter Operation Off/On The total function can be blocked by activating the input BLOCK. Figure 1 (kommer senare)

222

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

Delta based current and voltages The delta based fault detection function uses adaptive technique and is based on patent US4409636. It is a well proven technique that goes back to the beginning of 1980, used with very good experience in highly proven ABB distance relay RALZA. The aim of the delta based phase selector is to provide very fast and reliable phase selection for releasing of tripping from the high speed Mho element and as well as is essential to Directional Comparison Blocking scheme (DCB), which uses Power Line Carrier (PLC) communication system across the protected line. The current and voltage samples for each phase passes through a notch filter that filters out the fundamental components. Under steady state load conditions or when no fault is present, the output of the filter is zero or close to zero. When a fault occurs, currents and voltages change resulting in sudden changes in the current and voltages resulting in non-fundamental waveforms being introduced on the line. At this point the notch filter produces significant non-zero output. The filter output is processed by the delta function. The algorithm uses an adaptive relationship between phases to determine if a fault has occurred, and determines the faulty phases. The current and voltage delta phase selector gives a real output signal if the following criteria is fulfilled (only phase L1 shown): Max(UL1,UL2,UL3)>DeltaUMinOp Max(IL1,IL2,IL3)>DeltaIMinOp
where: UL1, UL2 and UL3 DeltaUMinOp and DeltaIMinOp are the voltage change between sample t and sample t-1 are the minimum harmonic level settings for the voltage and current filters to decide that a fault has occured indeed. A slow evolving fault may not produce sufficient harmonics to detect the fault; however, in such a case speed is no longer the issue and the sequence components phase selector will operate.

The delta voltages ULn and delta current ILn (n prefix for phase order) are the voltage and current between sample t and sample t-1. The delta phase selector employs adaptive techniques to determine the fault type. The logic determines the fault type by summing up all phase values and dividing by the largest value. Both voltages and currents are filtered out and evaluated. The condition for fault type classification for the voltage and currents can be expressed as

FaulType =

( UL1, UL2, UL3) Max( IL1, IL2, UL3)

(Equation 45)

223

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

FaultType =

( IL1, IL2, IL3) Max( IL1, IL2, IL3)

(Equation 46)

The value of FaultType for different shunt faults are as follows:

Under ideal conditions: (Patent pending) Single line ground fault; Phase to phase fault 3-phase fault; FaultType=1 FaultType=2 FaultType=3

The output signal is 1 for single line to earth fault, 2 for phase to phase fault and 3 for three phase fault. At this point the filer does not know if ground was involved or not. Typically there are induced harmonics in the non-faulted lines that will affect the result. This method allows for a significant tolerance in the evaluation of FaultType over its entire range. When a single fault has been detected, the logic determines the largest quantity, and asserts that phase. If phase to phase fault is detected, the two largest phase quantities will be detected and asserted as outputs. The faults detected by the delta based phase selector are coordinated in a separate block. Different phases of faults may be detected at slightly different times due to differences in the angles of incidence of fault on the waveshape. The output is forcet to wait a certain time. If the timer expires, if no other fault detection on the other phases is not detected, the fault is deemed as phase-to-ground. This way a premature single phase to earth fault detection is not released for a phase-phase fault. If, however, ground current is detected before the timer expires, the phase to ground fault is released sooner. If another phase picks up during the delay, the wait time is reduced by a certain amount. Each detection of either ground or additional phases further reduce the initial wait time and allow the delta phase selector output to be asserted sooner. There is not wait time, if for example, all three phases are faulty. The delta function is released if the input DELTAREL is activated at the same time as input DELTABLK is not activated. Activating the DELTABLK input will block the delta function. The release signal has an internal pulse timer of 100 ms. When the DELTAREL signal has disappeared the delta logic is reset. In order not to get too abrupt change, the reset is decayed in pre-defined steps. Symmetrical component based phase selector The sequence component phase selector uses preprocessed calculated sequence voltages and currents as inputs. It also uses sampled values of the phase currents. All the sequence quantities mentioned further in this section are with reference to phase L1. The function is made up of four main parts:

224

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

A B C D

Detection of the presence of earth fault A phase to phase logic block based on V2/V1 angle relationship A phase to earth component based on patent US5390067 where the angle relationships between V2/I0 and V2/V1 is evaluated to determine earth fault or phase to phase to earth fault Logic for detection of three phase fault

A. Presence of earth detection The detection of earth fault is done in two ways, one by evaluation of the magnitude of zero sequence current and secondly by the evaluation of the zero and negative sequence voltage. The evaluation of the zero sequence current is done both with a separate complementary function outside the main sequence based evaluation function. The complementary based zero sequence current function evaluates the presence of earth fault by calculating the 3I0 and comparing the result with the setting parameter INtoMaxI. The output signal is used to release the earth fault loop. It is a complement to the earth fault signal built-in in the sequence based phase selector. The condition for releasing the phase to earth loop are as follows: |3I0|>maxIph INto Im ax
where: |3I0| maxIph INtoImax is the magnitude of the zero sequence current 3I0 is the maximum magnitude of the phase currents is a setting parameter for the relation between the magnitude of 3I0 and the maximum phase current

The earth fault loop is also released if the evaluation of the zero sequence current by the main sequence function meets the following conditions: |3I0|>IMinOp k1 |3I0|>maxIph IN RelPE
where: IMinOp INRelPE k1 IBase is the settings of the minimum operate phase current is the setting of 3I0 limit for release of phase-to-earth measuring loop in % of IBase is a design parameter is the setting of the base current (A)

225

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

In systems where the source impedance for zero sequence is high the change of zero sequence current may not be secure. In those cases the sequence based phase selector will automatically change from evaluation of zero sequence current to evaluation of zero and negative sequence voltage. So the release of earth fault loop can also be done if the following conditions are fulfilled: |3U0|>U2*k2 |3U0|>U1*k3 |U1|>k and 3I0<IMinOp*k5 OR 3I0<ILmax INRelPE
where: 3U0 2 k2, k3, k4 and k5 ILmax IMinOp is the magnitude of the zero sequence voltage is the magnitude of the negative sequence voltage at the relay measuring point of phase L1 are design parameters is the maximal phase current is the setting of minimum operate phase current in % of IBase

B Phase to phase fault detection The detection of phase to phase fault is performed by evaluation of the angle difference between the sequence voltages U2 and U1.

226

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

VC C-A sector 180 VB

60

0 B-C sector A-B sector VA 300

en06000383_ansi.vsd

Figure 119: Definition of fault sectors for phase to phase fault The phase to phase loop for the faulty phases will be determined if the angle between the sequence voltages U2 and U1 lies within the sector defined according to figure 119 and the following conditions are fulfilled: |U2|>U2MinOp |U1|>U1MinOP
where: U1MinOP and U2MinOp are the setting parameters for positive sequence and negative sequence minimum operate voltage

The positive sequence voltage U1L1 in figure 119 above is reference. If there is a three phase fault, there will not be any release of the individual phase signals, even if the general conditions for U2 and U1 are fulfilled. C. Phase to earth and phase to phase to earth detection The detection of phase to earth and phase to phase to earth fault (US patent 5390067) is based on two conditions: 1. Angle relationship between V2 and I0 2. Angle relationship between V2 and V1 The first condition determines faulty phase at single line to earth fault by determine the argument between V2 and I0.

227

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

80

L2-N sector

L3-N sector
U2L1 (Ref)

200

L1-N sector
320

en06000384.vsd

Figure 120: Definition of faulty phase sector as angle between V2 and I0 The angle is calculated in a directional function block and gives the angle in radians as input to the V2I0 function block. The input angle is released only if the fault is in forward direction. This is done by the directional element. The fault is classified as forward direction if the angle between U0 and I0 lies between 20 to 200 degrees see figure 121.

Forward

20

200

Reverse

en06000385.vsd

Figure 121: Directional element used to release the measured angle between U2 and I0 The input radians are summarized with an offset angle and the result evaluated. If the angle is within the boundaries for a specific sector, the phase indication for that sector will be active see figure 120. Only one sector signal is allowed to be activated at the same time.

228

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

The sector function for condition1 has an internal release signal which is active if the main sequence function has classified the angle between U0 and I0 as valid. The following conditions must be fulfilled for activating the release signals: |U2|>U2MinOp |3I0|>IMinOp 0.5 |3I0|>ILmax INRelPE
where: U2 and IN U2MinOp IMinOp INRelPE are the magnitude of the negative sequence voltage and zero sequence current (3I0) is the setting parameter for minimum operate negative sequence voltage is the setting parameter for minimum operate phase current is the setting parameter for 3I0 limit for releasing phase to earth loop

The angle difference is phase shifted by 180 degrees if the fault is in reverse direction. The condition2 looks at the angle relationship between the negative sequence voltage U2 and the positive sequence voltage U1. Since this is a phase to phase voltage relationship, there is no need for shifting phases if the fault is in reverse direction. A phase shift is introduced so that the fault sectors will have the same angle boarders as for condition1. If the calculated angle between U2 and U1 lies within one sector, the corresponding phase for that sector will be activated. The condition2 is released if both the following conditions are fulfilled: |U2|>U2MinOp |U1|>U1MinOP
where: |U1| and |U2| U1MinOP and are the magnitude of the positive and negative sequence voltage are the setting parameter for positive sequence and negative sequence minimum operate voltage.

229

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

140

L3-N sector
20 U1L1 (Ref)

L1-N sector L2-N sector

260

en06000413.vsd

Figure 122: Condition 2: U2 and U1 angle relationship If both conditions are true and there is sector match, the fault is deemed as single phase to ground. If the sectors, however, do not match the fault is determined to be the complement of the second condition, i.e. a phase to phase to ground fault.
E.g. Condition 1 L3-G L2-G Condition 2 L3-G L1-G Fault type L3-G L2-L3-G

The sequence phase selector is blocked when earth is not involved or if a three phase fault is detected. D. Three phase fault detection The function classify the fault as three phase fault if the following conditions are fulfilled: |U1|>U1Level |I1|>I1Level or |I1|>IMaxLoad
where: U1 and I1 U1Level and I1Level are the positive sequence voltage and current magnitude are the setting of limits for positive sequence voltage and current

230

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

The output signal for detection of three phase fault is only released if not earth fault and phase to phase fault in the main sequence function is detected. The conditions for not detecting earth fault are the inverse of equation 5 to10. The condition for not detecting phase to phase faults is determined by three conditions. Each of them gives condition for not detecting phase to phase fault. Those are:
Condition1: earth fault is detected or |IN|>IMinOP*k2 and |IN|>ILmax*INRelPE Condition2: Condition2 for phase to earth and phase to phase faults are not fulfilled and ILmax<IMinOp and |I2|<ILmax*I2ILmax Condition3: |IN|>maxIL*INBlockPP or |I2|<maxIL*I2maxIL

where: ILmax INRelPE |I2| I2ILmax is the maximum of the phase currents IL1, IL2 and IL3 is the setting parameter for 3I0 limit for release of phase to earth fault loops is the magnitude of the negative sequence current is the setting parameter for the relation between negative sequence current to the maximum phase current in percent of IBase

INBlockPP is the setting parameter for 3I0 limit for blocking phase to phase measuring loops

Fault evaluation and selection logic The phase selection logic has an evaluation procedure that can be simplified according to figure 123. Only phase L1 is shown in the figure. If the internal signal 3Phase fault is activated, all three outputs STL1, STL2 and STL3 will be activated.

231

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

DeltaIL1 DeltaUL1
Sequence based function

a b

a>b then c=a else c=a

FaultPriority Adaptive release dependent on result from Delta logic

a
OR

L1L2 fault L1N fault 3 Phase fault

a<b then c=b else c=a

c
OR

IL1Valid BLOCK

&

STL1

en06000386.vsd

Figure 123: Simplified diagram for fault evaluation, phase L1 Load encroachment logic Each of the six measuring loops has its own load (encroachment) characteristic based on the corresponding loop impedance. The load encroachment functionality is always activated in the PHSM function but the influence on the zone measurement can be switched on/off in the respective Zm function. The outline of the characteristic is presented in figure 124. As illustrated, the resistive reach are set individually in forward and reverse direction while the angle of the sector is the same in all four quadrants. The reach for the phase selector will be reduced by the load encroachment function, see right figure 124.

232

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

jX

Operation area RLd ArgLd ArgLd R ArgLd RLd ArgLd

Operation area

Operation area

No operation area

No operation area

en06000414.vsd

Figure 124: Influence on the characteristic by load encroachment logic. Outputs The output of the sequence components based phase selector and the delta logic phase selector activates the output signal(s) STL1, STL2 and STL3PU_A, PU_B and PU_C. If the phase to earth loop have been released, then the signal STE will be activated as well. The phase selector also gives binary coded signals that are connected to the zone measuring element for opening the correct measuring loop(s). This is done by the signal STCNDPHS. If only one phase is enable (L1, L2 or L3), the corresponding phase to ground element is enabled as well. Earth is expected to be made available for two and three phase faults for the correct output to be asserted. The fault loop is indicated by one of the decimal numbers below:
0= 1= 2= 3= 4= 5= 6= 7= 8= 9= 10= 11= no faulted phases L1N L2N L3N -L1L2N -L2L3N -L3L1N-CAG -L1L2L3N -L1L2 -L2L3 -L3L1 L1L2L3

233

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

An additional logic is applied to handle the cases when phase to earth outputs are to be asserted when the ground input G is not asserted. The output signal STCNDPLE is activated when the load encroachment is operating. STCNDPLE shall be connected to the input STCND for selected quadrilateral impedance measuring zones (ZM0x) to be blocked. The signal STCNDLE shall be connected to the input LDCND for selected Mho impedans measuring zones (ZMMx)

Note!
The load encroachment at the measuring zone must be activated to release the blocking from the load encroachment function.

6.3

Function block
PHMFMPSPDIS I3P U3P BLOCK ZSTART TR3PH 1POLEAR STL1 STL2 STL3 STPE STCNDPHS STCNDPLE STCNDLE START en06000429.vsd

Figure 125: PHM function block

6.4

Input and output signals

Table 105: Input signals for the FMPSPDIS (PHM-) function block
Signal I3P U3P BLOCK ZSTART TR3PH 1POLEAR Description Group signal for current Group signal for voltage Block of function Start from underimpdeance function Three phase tripping initiated Single pole autoreclosing in progress

234

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

Table 106: Output signals for the FMPSPDIS (PHM-) function block
Signal STL1 STL2 STL3 STPE STCNDPHS STCNDPLE STCNDLE START Description Fault detected in phase L1 Fault detected in phase L2 Fault detected in phase L3 Earth fault detected Binary coded starts from phase selection Binary coded starts from ph sel with load encroachment Binary coded starts from load encroachment only Indicates that something has started

6.5

Setting parameters
Table 107: Basic parameter group settings for the FMPSPDIS (PHM-) function
Parameter IBase UBase IMaxLoad Range 1 - 99999 0.05 - 2000.00 10 - 5000 Step 1 0.05 1 Default 3000 400.00 200 Unit A kV %IB Description Base current Base voltage Maximum load for identification of three phase fault in % of IBase Load encroachment resistive reach in ohm/phase Load encroachment inclination of load angular sector

RLd

1.00 - 3000.00

0.01

80.00

ohm/p

ArgLd

5 - 70

20

Deg

Table 108: Advanced parameter group settings for the FMPSPDIS (PHM-) function
Parameter DeltaIMinOp DeltaUMinOp U1Level Range 5 - 100 5 - 100 5 - 100 Step 1 1 1 Default 10 20 80 Unit %IB %UB %UB Description Delta current level in % of IBase Delta voltage level in % of UBase Pos seq voltage limit for identification of 3-ph fault

235

Faulty phase identification with load enchroachment (PDIS, 21)

Chapter 5 Impedance protection

Parameter I1LowLevel

Range 5 - 200

Step 1

Default 10

Unit %IB

Description Pos seq current level for identification of 3-ph fault in % of IBase Minimum operate positive sequence voltage for ph sel Minimum operate negative sequence voltage for ph sel 3I0 limit for release ph-e measuring loops in % of max phase current 3I0 limit for blocking phase-to-phase measuring loops in % of max phase current

U1MinOp

5 - 100

20

%UB

U2MinOp

1 - 100

%UB

INRelPE

10 - 100

20

%IB

INBlockPP

10 - 100

40

%IB

6.6

Technical data
Table 109: Faulty phase identification with load encroachment (PDIS, 21)
Function Minimum operate current Load encroachment criteria: Load resistance, forward and reverse Range or value (5-30)% of Ibase (0.53000) /phase (570) degrees Accuracy 1.0% of Ir 2.0% static accuracy Conditions: Voltage range: (0.11.1) x Vn Current range: (0.530) x In Angle: at 0 degrees and 85 degrees

236

Directional impedance Mho (RDIR)

Chapter 5 Impedance protection

Directional impedance Mho (RDIR)

Function block name: ZDMANSI number: IEC 61850 logical node name: ZDMRDIR IEC 60617 graphical symbol:

Function block name: ZDAANSI number: IEC 61850 logical node name: ZDARDIR

IEC 60617 graphical symbol:

7.1

Introduction
The phase-to-earth impedance elements can be optionally supervised by a phase unselective directional function (phase unselective, because it is based on symmetrical components).

7.2
7.2.1

Principle of operation
Directional impedance element for mho characteristic, ZDM The evaluation of the directionality takes place in the function block ZDM. Equation 47 and equation 48 are used to classify that the fault is in the forward direction for phase-to-earth fault and phase-phase fault respectively.

ArgDir < arg

0.85 U1L1 + 0.15 U1L1M I L1

< ArgNeg Re s
(Equation 47)

ArgDir < arg

0.85 U1L1L 2 + 0.15 U1L1L 2 M I L1L 2

< ArgNeg Re s
(Equation 48)

237

Directional impedance Mho (RDIR)

Chapter 5 Impedance protection

Where: ArgDir ArgNegRes U1L1 U1L1M IL1 U1L1L2 U1L1L2M IL1L2 Setting for the lower boundary of the forward directional characteristic, by default set to 15 (= -15 degrees) Setting for the upper boundary of the forward directional characteristic, by default set to 115 degrees, see figure 126 Positive sequence phase voltage in phase L1 Positive sequence memorized phase voltage in phase L1 Phase current in phase L1 Voltage difference between phase L1 and L2 (L2 lagging L1) Memorized voltage difference between phase L1 and L2 (L2 lagging L1) Current difference between phase L1 and L2 (L2 lagging L1)

The default settings for ArgDir and ArgNegRes are 15 (= -15) and 115 degrees respectively (see figure 126) and they should not be changed unless system studies show the necessity. The directional lines are computed by means of a comparator-type calculation, meaning that the directional lines are based on mho-circles (of infinite radius).

X Zset reach point

ArgNegRes

-ArgDir

-Zs
en06000416.vsd

Figure 126: Setting angles for discrimination of forward fault The reverse directional characteristic is equal to the forward characteristic rotated by 180 degrees.

238

Directional impedance Mho (RDIR)

Chapter 5 Impedance protection

The polarizing voltage is available as long as the positive-sequence voltage exceeds 5% of the set base voltage UBase. So the directional element can use it for all unsymmetrical faults including close-in faults. For close-in three-phase faults, the U1L1M memory voltage, based on the same positive sequence voltage, ensures correct directional discrimination. The memory voltage is used for 100ms or until the positive sequence voltage is restored. After 100ms, the following occurs: If the current is still above the set value of the minimum operating current the condition seals in. - If the fault has caused tripping, the trip endures. - If the fault was detected in the reverse direction, the measuring element in the reverse direction remains in operation. If the current decreases below the minimum operating value, no directional indications will be given until the positive sequence voltage exceeds 10% of its rated value.

The directional function block ZDM has the following output signals: The STDIRCND output provides an integer signal that depends on the evaluation and is derived from a binary coded signal as follows:
bit 11 (2048) STRVL3L1=1 bit 5 (32) bit 10 (1024) STRVL2L3=1 bit 4 (16) bit 9 (512) STRVL1L2=1 bit 3 (8) bit 8 (256) STRVL3N=1 bit 2 (4) bit 7 (128) STRVL2N=1 bit 1 (2) STFWL2N=1 bit 6 (64) STRVL1N=1 bit 0 (1) STFWL1N=1

STFWL3L1=1 STFWL2L3=1 STFWL1L2=1 STFWL3N=1

The STFW output is a logical signal with value 1 or 0. It is made up as an OR-function of all the forward starting conditions, i.e. STFWL1N, STFWL2N, STFWL3N, STFWL1L2, STFWL2L3 and STFWL3L1. The STRV output is similar to the STFW output, the only difference being that it is made up as an OR-function of all the reverse starting conditions, i.e. STRVL1N, STRVL2N, STRVL3N, STRVL1L2, STRVL2L3 and STRVL3L1. Values for the following parameters are calculated, and may be viewed as service values: resistance phase L1 reactance phase L1 resistance phase L2 reactance phase L2 resistance phase L3 reactance phase L3 direction phase L1

239

Directional impedance Mho (RDIR)

Chapter 5 Impedance protection

7.2.2

direction phase L2 direction phase L3

Additional distance protection directional function for earth faults, ZDA A Mho element needs a polarizing voltage for its operation. The positive-sequence memory-polarized elements are generally preferred. The benefits include: The greatest amount of expansion for improved resistive coverage. These elements always expand back to the source. Memory action for all fault types. This is very important for close-in 3-phase faults. A common polarizing reference for all six distance-measuring loops. This is important for single-pole tripping, during a pole-open period.

There are however some situations that can cause security problems like reverse phase to phase faults and double phase to earth faults during high load periods. To solve these, additional directional element is used. For phase to earth faults, directional elements using sequence components are very reliable for directional discrimination. The directional element can be based on one of following types of polarization: Zero-sequence voltage Negative-sequence voltage Zero-sequence current

These additional directional criteria are evaluated in the function block ZDA. Zero-sequence voltage polarization is utilizing the phase relation between the zero-sequence voltage and the zero-sequence current at the location of the protection. The measurement principle is illustrated in figure 127.

240

Directional impedance Mho (RDIR)

Chapter 5 Impedance protection

- 3U 0
AngleOp AngleRCA

3I 0
en06000417.vsd

Figure 127: Principle for zero-sequence voltage polarized additional directional element Negative-sequence voltage polarization is utilizing the phase relation between the negative-sequence voltage and the negative-sequence current at the location of the protection. Zero-sequence current polarization is utilizing the phase relation between the zero-sequence current at the location of the protection and some reference zero-sequence current, for example the current in the neutral of a power transformer. The principle of zero-sequence voltage polarization with zero-sequence current compensation is described in figure 128. The same also applies for the negative-sequence function.

Z0 SA

I0

Z0Line

Z0SB U0

I0
Characteristic angle

U0

K*I0 U0 + K*I0 IF
en06000418.vsd

Figure 128: Principle for zero sequence compensation

241

Directional impedance Mho (RDIR)

Chapter 5 Impedance protection

Note that the sequence based additional directional element cannot give per phase information about direction to fault. This is why it is an AND-function with the normal directional element that works on a per phase base. The release signals are per phase and to have a release of a measuring element in a specific phase both the additional directional element, and the normal directional element, for that phase must indicate correct direction.

Normal directional element L1N, L2N, L3N Additional directional element

Release of distance measuring element L1N, L2N, L3N AND AND per phase
en06000419.vsd

Figure 129: Earth distance element directional supervision

7.3

Function block
ZDM1ZDMRDIR I3P U3P DIR_CURR DIR_VOLT DIR_POL STFW STRV STDIRCND en06000422.vsd

Figure 130: ZDM function block

ZDA1ZDARDIR I3P U3P I3PPOL DIRCND STFWPE STRVPE DIREFCND

en06000425.vsd

Figure 131: ZDA function block

242

Directional impedance Mho (RDIR)

Chapter 5 Impedance protection

7.4

Input and output signals

Table 110: Input signals for the ZDMRDIR (ZDM1-) function block
Signal I3P U3P Description group connection for current abs 1 group connection for voltage abs 1

Table 111: Output signals for the ZDMRDIR (ZDM1-) function block
Signal DIR_CURR DIR_VOLT DIR_POL STFW STRV STDIRCND Description Group connection Group connection Group connection Start in forward direction Start in reverse direction Binary coded directional information per measuring loop

Table 112: Input signals for the ZDARDIR (ZDA1-) function block
Signal I3P U3P I3PPOL DIRCND Description Current signals Voltage signals Polarisation current signals Binary coded directional signal

Table 113: Output signals for the ZDARDIR (ZDA1-) function block
Signal STFWPE STRVPE DIREFCND Description Forward start signal from phase-to-ground directional element Reverse start signal from phase-to-ground directional element Start direction Binary coded

243

Directional impedance Mho (RDIR)

Chapter 5 Impedance protection

7.5

Setting parameters
Table 114: Basic parameter group settings for the ZDMRDIR (ZDM1-) function
Parameter IBase UBase DirEvalType Range 1 - 99999 0.05 - 2000.00 Impedance Comparator Imp/Comp 90 - 175 Step 1 0.05 Default 3000 400.00 Comparator Unit Description Base setting for current level Base setting for voltage level Directional evaluation mode Impedance / Comparator Angle of blinder in second quadrant for forward direction Angle of blinder in fourth quadrant for forward direction Minimum operate phase current for Phase-Earth loops Minimum operate delta current for Phase-Phase loops

ArgNegRes

115

Deg

ArgDir

5 - 45

15

Deg

IMinOpPE

5 - 30

%IB

IMinOpPP

5 - 30

10

%IB

Table 115: Basic parameter group settings for the ZDARDIR (ZDA1-) function
Parameter IBase UBase PolMode Range 1 - 99999 0.05 - 2000.00 -3U0 -U2 IPol Dual -3U0Comp -U2comp -90 - 90 1 - 200 1 - 100 5 - 100 Step 1 0.05 Default 3000 400.00 -3U0 Unit A kV Description Base setting for current values Base setting for voltage level in kV Polarization quantity for opt dir function for P-E faults

AngleRCA I> UPol> IPol>

1 1 1 1

75 5 1 10

Deg %IB %UB %IB

Characteristic relay angle (= MTA or base angle) Minimum operation current in % of IBase Minimum polarizing voltage in % of UBase Minimum polarizing current in % of IBase

244

Directional impedance Mho (RDIR)

Chapter 5 Impedance protection

Table 116: Advanced parameter group settings for the ZDARDIR (ZDA1-) function
Parameter AngleOp Kmag Range 90 - 180 0.50 - 3000.00 Step 1 0.01 Default 160 40.00 Unit Deg ohm Description Operation sector angle Boost-factor in -U0comp and -U2comp polarization

245

Power swing detection (RPSB, 78)

Chapter 5 Impedance protection

Power swing detection (RPSB, 78)

Function block name: PSD-ANSI number: 78 IEC 61850 logical node name: ZMRPSB IEC 60617 graphical symbol:

Zpsb

8.1

Introduction
Power swings may occur after disconnection of heavy loads or trip of big generation plants. Power swing detection function is used to detect power swings and initiate block of selected distance protection zones. Occurrence of earth fault currents during a power swing can block the power swing detection function to allow fault clearance.

8.2

Principle of operation
The PSD function comprises an inner and an outer quadrilateral measurement characteristic with load encroachment, see figure 132. Its principle of operation is based on the measurement of the time it takes for a power swing transient impedance to pass through the impedance area between the outer and the inner characteristics. Power swings are identified by transition times longer than a transition time set on corresponding timers. The impedance measuring principle is the same as that used for the distance protection zones. The impedance and the characteristic passing times are measured in all three phases separately. One-out-of-three or two-out-of-three operating modes can be selected according to the specific system operating conditions.

246

Power swing detection (RPSB, 78)

Chapter 5 Impedance protection

X1OutFw X1InFw

jX

ZL

R1LIn

Fw

Rv
ARGLd

R1FInRv

R1FInFw

Rv Fw Fw

Fw
ARGLd

R
Rv
RLdInRv RLdInFw

Fw Fw

Rv Rv

RLdOutRv RLdOutFw X1InRv X1OutRv

en05000175.vsd

Figure 132: Operating characteristic for the PSD function The impedance measurement within the PSD function is performed by solving equation 49 and equation 50 (n = 1, 2, 3 for each corresponding phase L1, L2 and L3).

U L1 Re IL1 Rset
(Equation 49)

U L1 Im IL1 Xset
(Equation 50)

The Rset and Xset are R and X boundaries which are more explained in the following sections.

247

Power swing detection (RPSB, 78)

Chapter 5 Impedance protection

8.2.1

Resistive reach in forward direction To avoid load encroachment the resistive reach is limited in forward direction by setting the parameter RLdOutFw which is the outer resistive load boundary value while the inner resistive boundary is calculated according to equation 51.

RLdInFw = kLdRFw RLdOutFw

(Equation 51)

where: kLdRFw is a settable multiplication factor less than 1

The slope of the load encroachment inner and outer boundary is defined by setting the parameter ARGLd. The load encroachment in the fourth quadrant uses the same settings as in the first quadrant (same ARGLd and RLdOutFw and calculated RLdInFw). The quadrilateral characteristic in the first quadrant is tilted to get a better adaptation to the distance zones. The angle is the same as the line angle and derived from the setting of the reactive reach inner boundary X1InFw and the line resistance for the inner boundary R1LIn. The fault resistance coverage for the inner boundary is set by the parameter R1FInFw. From the setting parameter RLdOutFw and the calculated value RLdInFw a distance between the inner and outer boundary, Fw, is calculated. This value is valid for R direction in first and fourth quadrant and for X direction in first and second quadrant. 8.2.2 Resistive reach in reverse direction To avoid load encroachment in reverse direction the resistive reach is limited by setting the parameter RLdOutRv for the outer boundary of the load encroachment cone. The distance to the inner resistive load boundary RLdInRv is determined by using the setting parameter kLdRRv in equation 52.

RLdInRv = kLdRRv RLdOutRv

(Equation 52)

From the setting parameter RLdOutRv and the calculated value RLdInRv a distance between the inner and outer boundary, Rv, is calculated. This value is valid for R direction in second and third quadrant and for X direction in third and fourth quadrant. The inner resistive characteristic in the second quadrant outside the load encroachment part corresponds to the setting parameter R1FInRv for the inner boundary. The outer boundary is internally calculated as the sum of Rv+R1FInRv.

248

Power swing detection (RPSB, 78)

Chapter 5 Impedance protection

The inner resistive characteristic in the third quadrant outside the load encroachment zone consist of the sum of the settings R1FInRv and the line resistance R1LIn. The argument of the tilted lines outside the load encroachment is the same as the tilted lines in the first quadrant. The distance between the inner and outer boundary is the same as for the load encroachment in reverse direction i.e. Rv. 8.2.3 Reactive reach in forward and reverse direction The inner characteristic for the reactive reach in forward direction correspond to the setting parameter X1InFw and the outer boundary is defined as X1InFw + Fw,
where: Fw = RLdOutFw - KLdRFw RLdOutFw

The inner characteristic for the reactive reach in reverse direction correspond to the setting parameter X1InRv for the inner boundary and the outer boundary is defined as X1InRv + Rv.
where: Rv = RLdOutRv - KLdRRv RLdOutRv

8.2.4

Basic detection logic The operation of the function is only released if the magnitude of the current is above the setting of the min operating current, IMinOpPE. The PSD function can operate in two operating modes: The "1-of-3" operating mode is based on detection of power swing in any of the three phases. Figure 133 presents a composition of a detection signal PSD-DET-L1 in this particular phase. The "2-of-3" operating mode is based on detection of power swing in at least two out of three phases. Figure 134 presents a composition of the detection signals DET1of3 and DET2of3.

Signals ZOUTL1ZOUT_A (external boundary) and ZINL1 (internal boundary) in figure 133 are related to the operation of the impedance measuring elements in each phase separately (Ln represents the corresponding phase L1, L2, and L3). They are internal signals, calculated by the PSD-function. The tP1 timer in figure 133 serve as detection of initial power swings, which are usually not as fast as the later swings are. The tP2 timer become activated for the detection of the consecutive swings, if the measured impedance exit the operate area and returns within the time delay, set on the tW waiting timer. The upper part of figure 133 (input signal ZOUTL1, ZINL1, AND-gates and tP-timers etc.) are duplicated for phase L2 and L3. All tP1 and tP2 timers in the figure have the same settings.

249

Power swing detection (RPSB, 78)

Chapter 5 Impedance protection

Figure 133: Detection of power-swing in phase L1

Figure 134: Detection of power-swing for 1-of-3 and 2-of-3 operating mode

250

Power swing detection (RPSB, 78)

Chapter 5 Impedance protection

ZOUTL1 ZOUTL2 ZOUTL3 tEF t

OR ZINL1 AND ZINL2 ZINL3 AND OR

ZOUT

ZIN

TRSP I0CHECK

BLKI02

AND

10 ms t

OR tR1

AND -loop tR2 BLKI01 BLOCK -loop DET1of3 - int. REL1PH BLK1PH DET2of3 - int. REL2PH BLK2PH EXTERNAL AND t

OR

INHIBIT

AND tH OR AND OR AND START t

en05000114.vsd

Figure 135: PSD function-simplified block diagram 8.2.5 Operating and inhibit conditions Figure 135 presents a simplified logic diagram for the PSD function. The internal signals DET1of3 and DET2of3 relate to the detailed logic diagrams in figure 133 and figure 134 respectively. Selection of the operating mode is possible by the proper configuration of the functional input signals REL1PH, BLK1PH, REL2PH, and BLK2PH. The load encroachment characteristic can be switched off by setting the parameter OperationLdCh = Off, but notice that the Fw and Rv will still be calculated. The characteristic will in this case be only quadrilateral. There are four different ways to form the internal INHIBIT signal:

251

Power swing detection (RPSB, 78)

Chapter 5 Impedance protection

Logical 1 on functional input BLOCK inhibits the output START signal instantaneously. The INHIBIT internal signal is activated, if the power swing has been detected and the measured impedance remains within its operate characteristic for the time, which is longer than the time delay set on tR2 timer. It is possible to disable this condition by connecting the logical 1 signal to the BLKI01 functional input. The INHIBIT internal signal is activated after the time delay, set on tR1 timer, if an earth fault appears during the power swing (input IOCHECK is high) and the power swing has been detected before the earth fault (activation of the signal I0CHECK). It is possible to disable this condition by connecting the logical 1 signal to the BLKI02 functional input. The INHIBIT logical signals becomes logical 1, if the functional input I0CHECK appears within the time delay, set on tEF timer and the impedance has been seen within the outer characteristic of the PSD operate characteristic in all three phases. This function prevents the operation of the PSD function in cases, when the circuit breaker closes onto persistent single-phase fault after single-pole auto-reclosing dead time, if the initial single-phase fault and single-pole opening of the circuit breaker causes the power swing in the remaining two phases.

8.3

Function block
PSD1ZMRPSB_78 I3P U3P BLOCK BLKI01 BLKI02 BLK1PH REL1PH BLK2PH REL2PH I0CHECK TRSP EXTERNAL START ZOUT ZIN

en06000264.vsd

Figure 136: PSD function block

8.4

Input and output signals

Table 117: Input signals for the ZMRPSB_78 (PSD1-) function block
Signal I3P U3P BLOCK BLKI01 BLKI02 Description Group signal for current input Group signal for voltage input Block of function Block inhibit of start output for slow swing condition Block inhibit of start output for subsequent residual current detection

252

Power swing detection (RPSB, 78)

Chapter 5 Impedance protection

Signal BLK1PH REL1PH BLK2PH REL2PH I0CHECK TRSP EXTERNAL

Description Block one-out-of-three-phase operating mode Release one-out-of-three-phase operating mode Block two-out-of-three-phase operating mode Release two-out-of-three-phase operating mode Residual current (3I0) detection used to inhibit start output Single-pole tripping command issued by tripping function Input for external detection of power swing

Table 118: Output signals for the ZMRPSB_78 (PSD1-) function block
Signal START ZOUT ZIN Description Power swing detected Measured impedance within outer impedance boundary Measured impedance within inner impedance boundary

8.5

Setting parameters
Table 119: Basic parameter group settings for the ZMRPSB_78 (PSD1-) function
Parameter Operation X1InFw R1LIn R1FInFw Range Off On 0.10 - 3000.00 0.10 - 1000.00 0.10 - 1000.00 Step 0.01 0.01 0.01 Default Off 30.00 30.00 30.00 Unit ohm ohm ohm Description Operation Mode On / Off Inner reactive boundary, forward Line resistance for inner characteristic angle Fault resistance coverage to inner resistive line, forward Inner reactive boundary, reverse Fault resistance line to inner resistive boundary, reverse Operation of load discrimination characteristic Outer resistive load boundary, forward Load angle determining load impedance area Outer resistive load boundary, reverse

X1InRv R1FInRv

0.10 - 3000.00 0.10 - 1000.00

0.01 0.01

30.00 30.00

ohm ohm

OperationLdCh RLdOutFw ArgLd RLdOutRv

Off On 0.10 - 3000.00 5 - 70 0.10 - 3000.00

0.01 1 0.01

On 30.00 25 30.00

ohm Deg ohm

253

Power swing detection (RPSB, 78)

Chapter 5 Impedance protection

Parameter kLdRFw

Range 0.50 - 0.90

Step 0.01

Default 0.75

Unit Mult

Description Multiplication factor for inner resistive load boundary, forward Multiplication factor for inner resistive load boundary, reverse Timer for overcoming single-pole reclosing dead time Minimum operate current in % of IBase Base setting for current level settings

kLdRRv

0.50 - 0.90

0.01

0.75

Mult

tEF

0.000 - 60.000

0.001

3.000

IMinOpPE IBase

5 - 30 1 - 99999

1 1

10 3000

%IB A

Table 120: Advanced parameter group settings for the ZMRPSB_78 (PSD1-) function
Parameter tP1 tP2 Range 0.000 - 60.000 0.000 - 60.000 Step 0.001 0.001 Default 0.045 0.015 Unit s s Description Timer for detection of initial power swing Timer for detection of subsequent power swings Waiting timer for activation of tP2 timer Timer for holding power swing START output Timer giving delay to inhibit by the residual current Timer giving delay to inhibit at very slow swing

tW tH tR1

0.000 - 60.000 0.000 - 60.000 0.000 - 60.000

0.001 0.001 0.001

0.250 0.500 0.300

s s s

tR2

0.000 - 60.000

0.001

2.000

8.6

Technical data
Table 121: Power swing detection (RPSB, 78)
Function Reactive reach Range or value (0.10-3000.00) /phase Accuracy 2.0% static accuracy Conditions: Voltage range: (0.1-1.1) x Ur Current range: (0.5-30) x Ir Resistive reach Timers (0.101000.00) /loop (0.000-60.000) s Angle: at 0 degrees and 85 degrees 0.5% 10 ms

254

Power swing logic (RPSL, 78)

Chapter 5 Impedance protection

Power swing logic (RPSL, 78)

Function block name: PSL-ANSI number: IEC 61850 logical node name: ZMRPSL IEC 60617 graphical symbol:

9.1

Introduction
Power Swing Logic (RPSL) is a complementary function to Power Swing Detection (PSD) function. It provides possibility for selective tripping of faults on power lines during system oscillations (power swings or pole slips), when the distance protection function should normally be blocked. The complete logic consists of two different parts: Communication and tripping part. It provides selective tripping on the basis of special distance protection zones and a scheme communication logic, which are not blocked during the system oscillations. Blocking part. It blocks unwanted operation of instantaneous distance protection zone 1 for oscillations, which are initiated by faults and their clearing on the adjacent power lines and other primary elements.

9.2
9.2.1

Principle of operation
Communication and tripping logic Communication and tripping logic as used by the power swing distance protection zones is schematically presented in figure 137.

255

Power swing logic (RPSL, 78)

Chapter 5 Impedance protection

STDEF AR1P1 STPSD BLOCK CSUR

&
tCS

&

&

CS

tTrip t CACC CR

tBlkTr t

&

BLKZMPS

&

>1

TRIP

en06000236.vsd

Figure 137: Simplified logic diagram power swing communication and tripping logic The complete logic remains blocked as long as there is a logical one on the BLOCK functional input signal. Presence of the logical one on the STDEF functional input signal also blocks the logic as long as this block is not released by the logical one on the AR1P1 functional input signal. The functional output signal BLKZMPS remains logical one as long as the function is not blocked externally (BLOCK is logical zero) and the earth-fault is detected on protected line (STDEF is logical one), which is connected in three-phase mode (AR1P1 is logical zero). Timer tBlkTr prolongs the duration of this blocking condition, if the measured impedance remains within the operate area of the PSD function (STPSD input active). The BLKZMPS can be used to block the operation of the power-swing zones. Logical one on functional input CSUR, which is normally connected to the TRIP functional output of a power swing carrier sending zone, activates functional output CS, if the function is not blocked by one of the above conditions. It also activates the TRIP functional output. Initiation of the CS functional output is possible only, if the STPSD input has been active longer than the time delay set on the security timer tCS. Simultaneous presence of the functional input signals PLTR_CRD and CR (local trip condition) also activates the TRIP functional output, if the function is not blocked by one of the above conditions and the STPSD signal has been present longer then the time delay set on the trip timer tTrip. 9.2.2 Blocking logic Figure 138 presents the logical circuits, which control the operation of the underreaching zone (zone 1) at power swings, caused by the faults and their clearance on the remote power lines.

256

Power swing logic (RPSL, 78)

Chapter 5 Impedance protection

& &
STZML BLOCK STMZH STZMPSD STPSD tZL BLKZMH

& &

t tDZ t

& >1

>1

STZMLL

&
-loop

en06000237.vsd

Figure 138: Control of underreaching distance protection (Zone 1) at power swings caused by the faults and their clearance on adjacent lines and other system elements The logic is disabled by a logical one on functional inputBLOCK. It can start only if the following conditions are simultaneously fulfilled: STPSD functional input signal must be a logical zero. This means, that the PSD function must not detect power swinging over the protected power line. STZMPSD functional input must be a logical one. This means that the impedance must be detected within the external boundary of the PSD function. STZMOR functional input must be a logical one. This means that the fault must be detected by the overreaching distance protection zone, for example zone 2.

The STZMURPS functional output, which can be used in complete terminal logic instead of a normal distance protection zone 1, becomes active under the following conditions: If the STZMUR signal appears at the same time as the STZMOR or if it appears with a time delay, which is shorter than the time delay set on timer tDZ. If the STZMUR signal appears after the STZMOR signal with a time delay longer than the delay set on the tDZ timer, and remains active longer than the time delay set on the tZL timer.

The BLKZMOR functional output signal can be used to block the operation of the higher distance protection zone, if the fault has moved into the zone 1 operate area after tDZ time delay.

257

Power swing logic (RPSL, 78)

Chapter 5 Impedance protection

9.3

Function block
PSL1ZMRPSL BLOCK STZMUR STZMOR STPSD STDEF STZMPSD CACC AR1P1 CSUR CR TRIP STZMURPS BLKZMUR BLKZMOR CS

en07000026.vsd

Figure 139: PSL function block

9.4

Input and output signals

Table 122: Input signals for the ZMRPSL (PSL1-) function block
Signal Description

BLOCK STZMUR STZMOR STPSD STDEF STZMPSD CACC AR1P1 CSUR CR

Block of function Start of the underreaching zone Start of the overreaching zone Power swing detected Start from Earth Fault Protection in forward or reverse direction Operation of Power Swing Detection external characteristic Overreaching ZM zone to be accelerated Single pole auto-reclosing in progress Carrier send by the underreaching power-swing zone Carrier receive signal during power swing detection operation

Table 123: Output signals for the ZMRPSL (PSL1-) function block
Signal Description

TRIP STZMURPS BLKZMUR BLKZMOR CS

Trip through Power Swing Logic Start of Underreaching zone controlled by PSL to be used in configuration Block trip of underreaching impedance zone Block trip of overreaching distance protection zones Carrier send signal controlled by the power swing

258

Power swing logic (RPSL, 78)

Chapter 5 Impedance protection

9.5

Setting parameters
Table 124: Basic parameter group settings for the ZMRPSL (PSL1-) function
Parameter Range Step Default Unit Description

Operation tDZ

Off On 0.000 - 60.000

0.001

Off 0.050

Operation Off / On Permitted max oper time diff between higher and lower zone Delay for oper of underreach zone with detected diff in oper time Conditional timer for sending the CS at power swings Conditional timer for tripping at power swings Timer for blocking the overreaching zones trip

tDZMUR

0.000 - 60.000

0.001

0.200

tCS

0.000 - 60.000

0.001

0.100

tTrip tBlkTr

0.000 - 60.000 0.000 - 60.000

0.001 0.001

0.100 0.300

s s

9.6

Technical data

259

Power swing logic (RPSL, 78)

Chapter 5 Impedance protection

260

About this chapter

Chapter 6 Current protection

Chapter 6 Current protection

About this chapter This chapter describes current protection functions. These include functions like Instantaneous phase overcurrent protection, Four step phase overcurrent protection, Pole discordance protection and Residual overcurrent protection.

261

Instantaneous phase overcurrent protection (PIOC, 50)

Chapter 6 Current protection

Instantaneous phase overcurrent protection (PIOC, 50)

Function block name: IOCxANSI number: 50 IEC 61850 logical node name: IEC 60617 graphical symbol:

PHPIOC

3I>>

1.1

Introduction
The instantaneous three phase overcurrent function has a low transient overreach and short tripping time to allow use as a high set short-circuit protection function, with the reach limited to less than typical eighty percent of the fault current transformer at minimum source impedance.

1.2

Principle of operation
The sampled analogue phase currents are pre-processed in a discrete Fourier filter (DFT) block. From the fundamental frequency components of each phase current the RMS value of each phase current is derived. These phase current values are fed to the IOC function. In a comparator the RMS values are compared to the set operation current value of the function (IP>>). If a phase current is larger than the set operation current a signal from the comparator for this phase is set to true. This signal will, without delay, activate the output signal TRLn (n=1,2,3) for this phase and the TRIP signal that is common for all three phases. There is an operation mode (OpMode) setting: 1 out of 3 or 2 out of 3. If the parameter is set to 1 out of 3 any phase trip signal will be activated. If the parameter is set to 2 out of 3 at least two phase signals must be activated for trip. There is also a possibility to activate a preset change of the set operation current (StValMult) via a binary input (ENMULT). In some applications the operation value needs to be changed, for example due to transformer inrush currents. The function can be blocked from the binary input BLOCK.

1.3

Function block
IOC1PHPIOC_50 I3P BLOCK ENMULT TRIP TRL1 TRL2 TRL3

en04000391.vsd

Figure 140: IOC function block

262

Instantaneous phase overcurrent protection (PIOC, 50)

Chapter 6 Current protection

1.4

Input and output signals

Table 125: Input signals for the PHPIOC_50 (IOC1-) function block
Signal Description

I3P BLOCK ENMULT

Three phase current Block of function Enable current start value multiplier

Table 126: Output signals for the PHPIOC_50 (IOC1-) function block
Signal Description

TRIP TRL1 TRL2 TRL3

Trip signal from any phase Trip signal from phase L1 Trip signal from phase L2 Trip signal from phase L3

1.5

Setting parameters
Table 127: Basic parameter group settings for the PHPIOC_50 (IOC1-) function
Parameter Range Step Default Unit Description

Operation IBase OpMode IP>>

Off On 1 - 99999 2 out of 3 1 out of 3 1 - 2500

1 1

Off 3000 1 out of 3 200

A %IB

Operation Off / On Base current Select operation mode 2-out of 3 / 1-out of 3 Operate phase current level in % of IBase

Table 128: Advanced parameter group settings for the PHPIOC_50 (IOC1-) function
Parameter Range Step Default Unit Description

StValMult

0.5 - 5.0

0.1

1.0

Multiplier for operate current level

263

Instantaneous phase overcurrent protection (PIOC, 50)

Chapter 6 Current protection

1.6

Technical data
Table 129: Instantaneous phase overcurrent protection (PIOC, 50)
Function Range or value Accuracy 1.0% of Ir at I Ir 1.0% of I at I > Ir

Operate current

(1-2500)% of lbase > 95% 25 ms typically at 0 to 2 x Iset 25 ms typically at 2 to 0 x Iset 10 ms typically at 0 to 2 x Iset 10 ms typically at 0 to 10 x Iset 35 ms typically at 10 to 0 x Iset 2 ms typically at 0 to 10 x Iset < 5% at = 100 ms

Reset ratio Operate time Reset time Critical impulse time Operate time Reset time Critical impulse time Dynamic overreach

264

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Four step phase overcurrent protection (PTOC, 51_67)

Function block name: TOCxANSI number: 51/67 IEC 61850 logical node name: IEC 60617 graphical symbol:

OC4PTOC

3I> 4 4 alt

2.1

Introduction
The four step phase overcurrent function has an inverse or definite time delay independent for each step separately. All IEC and ANSI time delayed characteristics are available together with an optional user defined time characteristic. The function can be set to be directional or non-directional independently for each of the steps.

2.2

Principle of operation
The function is divided into four different sub-functions, one for each step. For each step x an operation mode is set (DirModex): Off/Non-directional/Forward/Reverse. The protection design can be decomposed in four parts: The direction element, indicates the over current fault direction The harmonic Restraint Blocking function The 4 step over current function The Mode Selection

Note!
If VT inputs are not available or not connected, func parameter DirModex shall be left to default value, Non-directional.

265

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

faultState I3P U3P

Direction Element

dirPh1Flt dirPh2Flt dirPh3Flt

4 step over current element One element for each step

faultState

START

TRIP

I3P

Harmonic Restraint Element

harmRestrBlock

enableDir Mode Selection enableStep1-4 DirectionalMode1-4

en05000740.vsd

Figure 141: Functional overview of TOC. A common setting for all steps, StPhaseSel, is used to specify the number of phase currents to be high to enable operation. The settings can be chosen: 1 out of 3, 2 out of 3 or 3 out of 3. The sampled analogue phase currents are pre-processed in a pre-processing function blocks. By a parameter setting within the general settings for the TOC function it is then possible to select type of measurement which shall be used by TOC function for all overcurrent stages. It is possible to select either discrete Fourier filter (DFT) or true RMS filer (RMS). If DFT option is selected then only the RMS value of the fundamental frequency components of each phase current is derived. Influence of DC current component and higher harmonic current components are almost completely suppressed. If RMS option is selected then the true RMS values is used. The true RMS value in addition to the fundamental frequency component includes the contribution from the current DC component as well as from higher current harmonic. The selected current values are fed to the TOC function. In a comparator, for each phase current, the DFT or RMS values are compared to the set operation current value of the function (I1>, I2>, I3> or I4>). If a phase current is larger than the set operation current a signal from the comparator for this phase and step is set to true. This signal will, without delay, activate the output signal Start for this phase/step, the Start signal common for all three phases for this step and a common Start signal.

266

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

It shall be noted that the selection of measured value (i.e. DFT or RMS) do not influence the operation of directional part of TOC function. Service value for individually measured phase currents are available from the TOC function. This feature simplifies testing, commissioning and in service operational checking of the function. A harmonic restrain of the function can be chosen. A set 2nd harmonic current in relation to the fundamental current is used. The 2nd harmonic current is taken from the pre-processing of the phase currents and the relation is compared to a set restrain current level. The function can use a directional option. The direction of the fault current is given as current angle in relation to the voltage angle. The fault current and fault voltage for the directional function is dependent of the fault type. To enable directional measurement at close in faults, causing low measured voltage, the polarization voltage is a combination of the apparent voltage (85%) and a memory voltage (15%). The following combinations are used.
Phase-phase short circuit:

U refL1L 2 = U L1 U L 2

I dirL1L 2 = I L1 I L 2

U refL 2 L 3 = U L 2 U L 3

I dirL 2 L 3 = I L 2 I L 3

U refL 3 L1 = U L 3 U L1

I dirL 3 L1 = I L 3 I L1

Phase-earth short circuit:

U refL1 = U L1

I dirL1 = I L1

U refL 2 = U L 2

I dirL 2 = I L 2

U refL 3 = U L 3

I dirL 3 = I L 3

The directional setting is given as a characteristic angle AngleRCA for the function and an angle window AngleROA.

267

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Reverse

Uref RCA

ROA

ROA

Forward

Idir

en05000745.vsd

Figure 142: Directional characteristic of the phase overcurrent protection The default value of AngleRCA is 65. The parameters AngleROA gives the angle sector from AngleRCA for directional borders. A minimum current for directional phase start current signal can be set: IminOpPhSel. If no blockings are given the start signals will start the timers of the step. The time characteristic for each step can be chosen as definite time delay or some type of inverse time characteristic. A wide range of standardized inverse time characteristics is available. It is also possible to create a tailor made time characteristic. The possibilities for inverse time characteristics are described in chapter 21 "Time inverse characteristics". Different types of reset time can be selected as described in chapter21 "Time inverse characteristics". There is also a possibility to activate a preset change (IxMult, x= 1, 2, 3 or 4) of the set operation current via a binary input (enable multiplier). In some applications the operation value needs to be changed, for example due to changed network switching state. The function can be blocked from the binary input BLOCK. The start signals from the function can be blocked from the binary input BLKST. The trip signals from the function can be blocked from the binary input BLKTR.

268

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

2.3

Function block
TOC1OC4PTOC_51_67 I3P U3P BLOCK BLKTR BLKST1 BLKST2 BLKST3 BLKST4 ENMULT1 ENMULT2 ENMULT3 ENMULT4 TRIP TR1 TR2 TR3 TR4 TRL1 TRL2 TRL3 TR1L1 TR1L2 TR1L3 TR2L1 TR2L2 TR2L3 TR3L1 TR3L2 TR3L3 TR4L1 TR4L2 TR4L3 START ST1 ST2 ST3 ST4 STL1 STL2 STL3 ST1L1 ST1L2 ST1L3 ST2L1 ST2L2 ST2L3 ST3L1 ST3L2 ST3L3 ST4L1 ST4L2 ST4L3 2NDHARM DIRL1 DIRL2 DIRL3 en06000187.vsd

Figure 143: TOC function block

269

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

2.4

Input and output signals

Table 130: Input signals for the OC4PTOC_51_67 (TOC1-) function block
Signal Description

I3P U3P BLOCK BLKTR BLKST1 BLKST2 BLKST3 BLKST4 ENMULT1 ENMULT2 ENMULT3 ENMULT4

Group signal for current input Group signal for voltage input Block of function Block of trip Block of Step1 Block of Step2 Block of Step3 Block of Step4 When activated, the current multiplier is in use for step1 When activated, the current multiplier is in use for step2 When activated, the current multiplier is in use for step3 When activated, the current multiplier is in use for step4

Table 131: Output signals for the OC4PTOC_51_67 (TOC1-) function block
Signal Description

TRIP TR1 TR2 TR3 TR4 TRL1 TRL2 TRL3 TR1L1 TR1L2 TR1L3 TR2L1 TR2L2 TR2L3 TR3L1 TR3L2 TR3L3 TR4L1 TR4L2 TR4L3 START

Trip Common trip signal from step1 Common trip signal from step2 Common trip signal from step3 Common trip signal from step4 Trip signal from phase L1 Trip signal from phase L2 Trip signal from phase L3 Trip signal from step1 phase L1 Trip signal from step1 phase L2 Trip signal from step1 phase L3 Trip signal from step2 phase L1 Trip signal from step2 phase L2 Trip signal from step2 phase L3 Trip signal from step3 phase L1 Trip signal from step3 phase L2 Trip signal from step3 phase L3 Trip signal from step4 phase L1 Trip signal from step4 phase L2 Trip signal from step4 phase L3 General start signal

270

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Signal

Description

ST1 ST2 ST3 ST4 STL1 STL2 STL3 ST1L1 ST1L2 ST1L3 ST2L1 ST2L2 ST2L3 ST3L1 ST3L2 ST3L3 ST4L1 ST4L2 ST4L3 2NDHARM DIRL1 DIRL2 DIRL3

Common start signal from step1 Common start signal from step2 Common start signal from step3 Common start signal from step4 Start signal from phase L1 Start signal from phase L2 Start signal from phase L3 Start signal from step1 phase L1 Start signal from step1 phase L2 Start signal from step1 phase L3 Start signal from step2 phase L1 Start signal from step2 phase L2 Start signal from step2 phase L3 Start signal from step3 phase L1 Start signal from step3 phase L2 Start signal from step3 phase L3 Start signal from step4 phase L1 Start signal from step4 phase L2 Start signal from step4 phase L3 Block from second harmonic detection Direction for phase1 Direction for phase2 Direction for phase3

2.5

Setting parameters
Table 132: Basic general settings for the OC4PTOC_51_67 (TOC1-) function
Parameter Range Step Default Unit Description

MeasType

DFT RMS

DFT

Selection between DFT and RMS measurement

271

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Table 133: Basic parameter group settings for the OC4PTOC_51_67 (TOC1-) function
Parameter Range Step Default Unit Description

Operation IBase UBase AngleRCA AngleROA StartPhSel

Off On 1 - 99999 0.05 - 2000.00 40 - 65 40 - 89 Not Used 1 out of 3 2 out of 3 3 out of 3 Off Non-directional Forward Reverse ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 1 - 2500

1 0.05 1 1 -

Off 3000 400.00 55 80 1 out of 3

A kV Deg Deg -

Operation Off / On Base current Base voltage Relay characteristic angle (RCA) Relay operation angle (ROA) Number of phases required for op (1 of 3, 2 of 3, 3 of 3) Directional mode of step 1 (off, nodir, forward, reverse) Selection of time delay curve type for step 1

DirMode1

Non-directional

Characterist1

ANSI Def. Time

I1>

1000

%IB

Phase current operate level for step1 in % of IBase Definitive time delay of step 1 Time multiplier for the inverse time delay for step 1 Minimum operate time for inverse curves for step 1

t1 k1

0.000 - 60.000 0.05 - 999.00

0.001 0.01

0.000 0.05

s -

t1Min

0.000 - 60.000

0.001

0.000

272

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

I1Mult DirMode2

1.0 - 10.0 Off Non-directional Forward Reverse ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 1 - 2500

0.1 -

2.0 Non-directional

Multiplier for current operate level for step 1 Directional mode of step 2 (off, nodir, forward, reverse) Selection of time delay curve type for step 2

Characterist2

ANSI Def. Time

I2>

500

%IB

Phase current operate level for step2 in % of IBase Definitive time delay of step 2 Time multiplier for the inverse time delay for step 2 Multiplier for current operate level for step 2 Minimum operate time for inverse curves for step 2 Directional mode of step 3 (off, nodir, forward, reverse)

t2 k2

0.000 - 60.000 0.05 - 999.00

0.001 0.01

0.400 0.05

s -

I2Mult t2Min DirMode3

1.0 - 10.0 0.000 - 60.000 Off Non-directional Forward Reverse

0.1 0.001 -

2.0 0.000 Non-directional

s -

273

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

Characterist3

ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 1 - 2500

ANSI Def. Time

Selection of time delay curve type for step 3

I3>

250

%IB

Phase current operate level for step3 in % of IBase Definitive time delay of step 3 Time multiplier for the inverse time delay for step 3 Minimum operate time for inverse curves for step 3 Multiplier for current operate level for step 3 Directional mode of step 4 (off, nodir, forward, reverse)

t3 k3

0.000 - 60.000 0.05 - 999.00

0.001 0.01

0.800 0.05

s -

t3Min I3Mult DirMode4

0.000 - 60.000 1.0 - 10.0 Off Non-directional Forward Reverse

0.001 0.1 -

0.000 2.0 Non-directional

s -

274

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

Characterist4

ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 1 - 2500

ANSI Def. Time

Selection of time delay curve type for step 4

I4>

175

%IB

Phase current operate level for step4 in % of IBase Definitive time delay of step 4 Time multiplier for the inverse time delay for step 4 Minimum operate time for inverse curves for step 4 Multiplier for current operate level for step 4

t4 k4

0.000 - 60.000 0.05 - 999.00

0.001 0.01

2.000 0.05

s -

t4Min I4Mult

0.000 - 60.000 1.0 - 10.0

0.001 0.1

0.000 2.0

s -

275

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Table 134: Advanced parameter group settings for the OC4PTOC_51_67 (TOC1-) function
Parameter Range Step Default Unit Description

IMinOpPhSel

1 - 100

%IB

Minimum current for phase selection in % of IBase Operate level of 2nd harm restrain op in % of Fundamental Selection of reset curve type for step 1 Reset time delay used in IEC Definite Time curve step 1 Parameter P for customer programmable curve for step 1 Parameter A for customer programmable curve for step 1 Parameter B for customer programmable curve for step 1 Parameter C for customer programmable curve for step 1 Parameter PR for customer programmable curve for step 1 Parameter TR for customer programmable curve for step 1 Parameter CR for customer programmable curve for step 1 Enable block of step 1 from harmonic restrain Selection of reset curve type for step 2 Reset time delay used in IEC Definite Time curve step 2 Parameter P for customer programmable curve for step 2 Parameter A for customer programmable curve for step 2

2ndHarmStab

5 - 100

20

%IB

ResetTypeCrv1

Instantaneous IEC Reset ANSI reset 0.000 - 60.000

Instantaneous

tReset1

0.001

0.020

tPCrv1

0.005 - 3.000

0.001

1.000

tACrv1

0.005 - 200.000

0.001

13.500

tBCrv1

0.00 - 20.00

0.01

0.00

tCCrv1

0.1 - 10.0

0.1

1.0

tPRCrv1

0.005 - 3.000

0.001

0.500

tTRCrv1

0.005 - 100.000

0.001

13.500

tCRCrv1

0.1 - 10.0

0.1

1.0

HarmRestrain1 ResetTypeCrv2

Off On Instantaneous IEC Reset ANSI reset 0.000 - 60.000

Off Instantaneous

tReset2

0.001

0.020

tPCrv2

0.005 - 3.000

0.001

1.000

tACrv2

0.005 - 200.000

0.001

13.500

276

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

tBCrv2

0.00 - 20.00

0.01

0.00

Parameter B for customer programmable curve for step 2 Parameter C for customer programmable curve for step 2 Parameter PR for customer programmable curve for step 2 Parameter TR for customer programmable curve for step 2 Parameter CR for customer programmable curve for step 2 Enable block of step 2 from harmonic restrain Selection of reset curve type for step 3 Reset time delay used in IEC Definite Time curve step 3 Parameter P for customer programmable curve for step 3 Parameter A for customer programmable curve for step 3 Parameter B for customer programmable curve for step 3 Parameter C for customer programmable curve for step 3 Parameter PR for customer programmable curve for step 3 Parameter TR for customer programmable curve for step 3 Parameter CR for customer programmable curve for step 3 Enable block of step3 from harmonic restrain

tCCrv2

0.1 - 10.0

0.1

1.0

tPRCrv2

0.005 - 3.000

0.001

0.500

tTRCrv2

0.005 - 100.000

0.001

13.500

tCRCrv2

0.1 - 10.0

0.1

1.0

HarmRestrain2 ResetTypeCrv3

Off On Instantaneous IEC Reset ANSI reset 0.000 - 60.000

Off Instantaneous

tReset3

0.001

0.020

tPCrv3

0.005 - 3.000

0.001

1.000

tACrv3

0.005 - 200.000

0.001

13.500

tBCrv3

0.00 - 20.00

0.01

0.00

tCCrv3

0.1 - 10.0

0.1

1.0

tPRCrv3

0.005 - 3.000

0.001

0.500

tTRCrv3

0.005 - 100.000

0.001

13.500

tCRCrv3

0.1 - 10.0

0.1

1.0

HarmRestrain3

Off On

Off

277

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

ResetTypeCrv4

Instantaneous IEC Reset ANSI reset 0.000 - 60.000

Instantaneous

Selection of reset curve type for step 4 Reset time delay used in IEC Definite Time curve step 4 Parameter P for customer programmable curve for step 4 Parameter A for customer programmable curve for step 4 Parameter B for customer programmable curve for step 4 Parameter C for customer programmable curve for step 4 Parameter PR for customer programmable curve for step 4 Parameter TR for customer programmable curve for step 4 Parameter CR for customer programmable curve for step 4 Enable block of step 4 from harmonic restrain

tReset4

0.001

0.020

tPCrv4

0.005 - 3.000

0.001

1.000

tACrv4

0.005 - 200.000

0.001

13.500

tBCrv4

0.00 - 20.00

0.01

0.00

tCCrv4

0.1 - 10.0

0.1

1.0

tPRCrv4

0.005 - 3.000

0.001

0.500

tTRCrv4

0.005 - 100.000

0.001

13.500

tCRCrv4

0.1 - 10.0

0.1

1.0

HarmRestrain4

Off On

Off

2.6

Technical data
Table 135: Four step phase overcurrent protection (POCM, 51/67)
Function Setting range Accuracy 1.0% of Ir at I Ir 1.0% of I at I > Ir

Operate current

(1-2500)% of lbase > 95% (1-100)% of lbase (-70.0 -50.0) degrees (40.070.0) degrees (75.090.0) degrees (5100)% of fundamental (0.000-60.000) s (0.000-60.000) s

Reset ratio Min. operating current Relay characteristic angle (RCA) Maximum forward angle Minimum forward angle Second harmonic blocking Independent time delay Minimum operate time

1.0% of Ir 2.0 degrees 2.0 degrees 2.0 degrees 2.0% of Ir 0.5% 10 ms 0.5% 10 ms

278

Four step phase overcurrent protection (PTOC, 51_67)

Chapter 6 Current protection

Function

Setting range

Accuracy

Inverse characteristics, see table 574 and table 575 Operate time, start function Reset time, start function Critical impulse time Impulse margin time

19 curve types 25 ms typically at 0 to 2 x Iset 25 ms typically at 2 to 0 x Iset 10 ms typically at 0 to 2 x Iset 15 ms typically

See table 574 and table 575 -

279

Instantaneous residual overcurrent protection (PIOC, 50N)

Chapter 6 Current protection

Instantaneous residual overcurrent protection (PIOC, 50N)

Function block name: IEFxANSI number: 50N IEC 61850 logical node name: IEC 60617 graphical symbol:

EFPIOC

IN>>

3.1

Introduction
The single input overcurrent function has a low transient overreach and short tripping times to allow use for instantaneous earth fault protection, with the reach limited to less than typical eighty percent of the transformer at minimum source impedance. The function can be configured to measure the residual current from the three phase current inputs or the current from a separate current input.

3.2

Principle of operation
The sampled analogue residual currents are pre-processed in a discrete Fourier filter (DFT) block. From the fundamental frequency components of the residual current the RMS value is derived. This current value is fed to the IEF function. In a comparator the RMS value is compared to the set operation current value of the function (IN>>). If the residual current is larger than the set operation current a signal from the comparator is set to true. This signal will, without delay, activate the output signal TRIP. There is also a possibility to activate a preset change of the set operation current via a binary input (enable multiplier MULTEN). In some applications the operation value needs to be changed, for example due to transformer inrush currents. The function can be blocked from the binary input BLOCK. The trip signals from the function can be blocked from the binary input BLKAR, that can be activated during single pole trip and autoreclosing sequences.

280

Instantaneous residual overcurrent protection (PIOC, 50N)

Chapter 6 Current protection

3.3

Function block
IEF1EFPIOC_50N I3P BLOCK BLKAR MULTEN TRIP

en06000269.vsd

Figure 144: IEF function block

3.4

Input and output signals

Table 136: Input signals for the EFPIOC_50N (IEF1-) function block
Signal Description

I3P BLOCK BLKAR MULTEN

Three phase currents Block of function Block input for auto reclose Enable current multiplier

Table 137: Output signals for the EFPIOC_50N (IEF1-) function block
Signal Description

TRIP

Trip signal

3.5

Setting parameters
Table 138: Basic parameter group settings for the EFPIOC_50N (IEF1-) function
Parameter Range Step Default Unit Description

Operation IBase IN>>

Off On 1 - 99999 1 - 2500

1 1

Off 3000 200

A %IB

Operation Off / On Base current Operate residual current level in % of IBase

Table 139: Advanced parameter group settings for the EFPIOC_50N (IEF1-) function
Parameter Range Step Default Unit Description

StValMult

0.5 - 5.0

0.1

1.0

Multiplier for operate current level

281

Instantaneous residual overcurrent protection (PIOC, 50N)

Chapter 6 Current protection

3.6

Technical data
Table 140: Instantaneous residual overcurrent protection (PIOC, 50N)
Function Range or value Accuracy 1.0% of Ir at I Ir 1.0% of I at I > Ir

Operate current

(1-2500)% of lbase > 95% 25 ms typically at 0 to 2 x Iset 25 ms typically at 2 to 0 x Iset 10 ms typically at 0 to 2 x Iset 10 ms typically at 0 to 10 x Iset 35 ms typically at 10 to 0 x Iset 2 ms typically at 0 to 10 x Iset < 5% at = 100 ms

Reset ratio Operate time Reset time Critical impulse time Operate time Reset time Critical impulse time Dynamic overreach

282

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Four step residual overcurrent protection (PTOC, 51N/67N)

Function block name: TEFxANSI number:51N/ 67N IEC 61850 logical node name: IEC 60617 graphical symbol:

EF4PTOC

IN 4 4 alt

4.1

Introduction
The four step residual single input overcurrent function has an inverse or definite time delay independent for each step separately. All IEC and ANSI time delayed characteristics are available together with an optional user defined characteristic. A second harmonic blocking can be set individually for each step. The function can be used as main protection for phase to earth faults. The function can be configured to measure the residual current from the three phase current inputs or the current from a separate current input.

4.2

Principle of operation
This function has the following three Analog Inputs on its function block in the configuration tool: 1. I3P, input for the function Operating Quantity. 2. U3P, input for the function Voltage Polarizing Quantity. 3. IP3P, input for the function Current Polarizing Quantity. These inputs are connected from the corresponding pre-processing function blocks in the Configuration Tool within PCM.

4.2.1

Operating quantity within the function The function always uses Residual Current (i.e. 3Io) for its operating quantity. The residual current can be: 1. directly measured (when a dedicated CT input of IED 670 is connected in SMT tool to the fourth analog input of the pre-processing block connected to TEF function input I3P). This dedicated IED 670 CT input can be for example connected to:

283

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

parallel connection of current instrument transformers in all three phases (well known Holm-Green connection). one single core balance, current instrument transformer (i.e. cable CT). one single current instrument transformer located between power system star point and ground (i.e. current transformer located in the star point of a star connected transformer winding). one single current instrument transformer located between two parts of a protected object (i.e. current transformer located between two star points of double star shunt capacitor bank). 2. calculated from three phase current input within IED 670 (when the fourth analog input into the pre-processing block connected to TEF function Analog Input I3P is not connected to a dedicated CT input of IED 670 in SMT tool). In such case the pre-processing block will calculate 3Io from the first three inputs into the pre-processing block by using the following formula:

I op = 3 Io = IL1 + IL2 + IL3

(Equation 53)

where: IL1, IL2 and IL3 are fundamental frequency phasors of three individual phase currents.

The residual current is pre-processed by a discrete Fourier filter. Thus the phasor of the fundamental frequency component of the residual current is derived. The phasor magnitude is used within the TEF function to compare it with the set operation current value of the four stages (Pickup1, Pickup2, Pickup3 or Pickup4). If the residual current is larger than the set operation current and the step is used in non-directional mode a signal from the comparator for this step is set to true. This signal will, without delay, activate the output signal START for this step and a common START signal. 4.2.2 Internal polarizing facility of the function A polarizing quantity is used within the function in order to determine the direction of the earth fault (i.e. Forward/Reverse). The function can be set to use voltage polarizing, current polarizing or dual polarizing. When Voltage Polarizing is selected the function will use the Residual Voltage (i.e. 3Uo) as polarizing quantity U3P. This voltage can be: 1. directly measured (when a dedicated VT input of IED 670 is connected in SMT tool to the fourth analog input of the pre-processing block connected to TEF function input U3P). This dedicated IED 670 VT input shall be then connected to open delta winding of a three phase main VT. 2. calculated from three phase voltage input within IED 670 (when the fourth analog input into the pre-processing block connected to TEF function Analogue Input U3P is NOT connected to a dedicated VT input of IED 670 in SMT tool). In such case the pre-processing block will calculate 3Uo from the first three inputs into the pre-processing block by using the following formula:

284

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

U VPol = 3 Uo = UL1 + UL 2 + UL3

(Equation 54)

where: UL1, UL2 and UL3 are fundamental frequency phasors of three individual phase voltages. Note! In order to use this all three phase-to-ground voltages must be connected to three IED 670 VT inputs.

The residual voltage is pre-processed by a discrete Fourier filter. Thus the phasor of the fundamental frequency component of the residual voltage is derived. This phasor is used, together with the phasor of the operating current, in order to determine the direction of the earth fault (i.e. Forward/Reverse). In order to enable voltage polarizing the magnitude of polarizing voltage shall be bigger than a minimum level defined by setting parameter UpolMin. It shall be noted that 3Uo is used to determine the location of the earth fault.Thus the setting parameter ROT3U0, located under General Settings for Earth Fault function, has default value of ROT3U0=180 deg. This insures the required inversion of the polarizing voltage within the earth fault function. When Current Polarizing is selected the function will use the Residual Current (i.e. 3Io) as polarizing quantity IPol. This current can be: 1. directly measured (when a dedicated CT input of IED 670 is connected in SMT tool to the fourth analog input of the pre-processing block connected to TEF function input IP3P). This dedicated IED 670 CT input is then typically connected to one single current instrument transformer located between power system star point and ground (i.e. current transformer located in the star point of a star connected transformer winding). For some special line protection applications this dedicated IED 670 CT input can be connected to parallel connection of current instrument transformers in all three phases (well known Holm-Green connection) 2. calculated from three phase current input within IED 670 (when the fourth analog input into the pre-processing block connected to TEF function Analog Input IP3P is NOT connected to a dedicated CT input of IED 670 in SMT tool). In such case the pre-processing block will calculate 3Io from the first three inputs into the pre-processing block by using the following formula:

I Pol = 3 Io = IL1 + IL 2 + IL 3
where: IL1, IL2 and IL3 are fundamental frequency phasors of three individual phase currents. However this option can be as well only used for some special line protection applications as explained in the Application Manual.

285

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

The residual polarizing current is pre-processed by a discrete Fourier filter. Thus the phasor of the fundamental frequency component of the residual current is derived. This phasor is then multiplied with pre-set equivalent Zero Sequence Source Impedance in order to calculate equivalent Polarizing Voltage UIPol in accordance with the following formula:
U IPol = ZoS I Pol = (RNPol+j XNPol) I Pol
(Equation 55)

which will be then used, together with the phasor of the operating current, in order to determine the direction of the earth fault (i.e. Forward/Reverse). In order to enable current polarizing the magnitude of polarizing current shall be bigger than a minimum level defined by setting parameter IPollMin. When Dual Polarizing is selected the function will use the vectorial sum of the voltage based and current based polarizing in accordance with the following formula:
U TotPol = U UPol + U IPol = 3Uo + ZoS I Pol = 3Uo + (RNPol+j XNPol) I Pol
(Equation 56)

Then the phasor of the total polarizing voltage UTotPol will be used, together with the phasor of the operating current, to determine the direction of the earth fault (i.e. Forward/Reverse). 4.2.3 External polarizing facility for EF function The individual stages within the function can be set as non-directional. When this setting is selected it is then possible via function binary input BLKSTx (where x indicates the relevant step within the function) to provide external directional control (i.e. torque control) by for example using one of the following functions available in IED 670: 1. Distance protection directional unit. 2. Negative sequence polarized General current and voltage multi purpose protection function. 4.2.4 Base quantities within the function The base quantities shall be entered as setting parameters for every EF function. Base current shall be entered as rated phase current of the protected object in primary amperes. Base voltage shall be entered as rated phase-to-phase voltage of the protected object in primary kV. Internal EF function structure The function is internally divided into the following parts: 1. Four residual overcurrent stages. 2. Directional supervision element for residual overcurrent stages with integrated Directional Comparison stage for communication based earth fault protection schemes (i.e. permissive or blocking). 3. Second harmonic blocking element with additional feature for sealed-in blocking during switching of parallel transformers.

4.2.5

286

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

4. Switch on to fault feature with integrated Under-Time logic for detection of breaker problems during breaker opening or closing sequence. Each part is described separately in the following paragraphs. 4.2.6 Four residual overcurrent stages Each overcurrent stage uses Operating Quantity IOp (i.e. Residual Current) as measuring quantity. Every of the four residual overcurrent stage has the following built-in facilities: Operating mode (i.e. Off / Non-directional / Forward / Reverse). By this parameter setting the operating mode of the stage is selected. It shall be noted that the directional decision (i.e. Forward/Reverse) is not made within residual overcurrent stage itself. The direction of the fault is determined in common Directional Supervision Element described in the next paragraph. Residual current pickup value. Type of operating characteristic (Inverse or Definite Time). By this parameter setting it is possible to select Inverse or definite time delay for earth fault function. Most of the standard IEC and ANSI inverse characteristics are available. For the complete list of available inverse curves please refer to Chapter 21 "Time inverse characteristics" Type of reset characteristic (Instantaneous / IEC Reset /ANSI Rest). By this parameter setting it is possible to select the reset characteristic of the stage. For the complete list of available reset curves please refer to Chapter 21 "Time inverse characteristics" Time delay related settings. By these parameter settings the properties like definite time delay, minimum operating time for inverse curves, reset time delay and parameters to define user programmable inverse curve are defined. Supervision by second harmonic blocking feature (i.e. On/Off). By this parameter setting it is possible to prevent operation of the stage if the second harmonic content in the residual current exceeds the pre-set level. Multiplier for scaling of the set residual current pickup value by external binary signal. By this parameter setting it is possible to increase residual current pickup value when function binary input ENMULTx has logical value 1.

Simplified logic diagram for one residual overcurrent stage is shown in the following figure:

287

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

BLKTR Characteristx=DefTime
a b AND a>b

|IOP| ENMULTx INxMult INx> BLKSTx BLOCK 2ndH_BLOCK_Int HarmRestrain1=Disabled DirModex=Off DirModex=Non-directional DirModex=Forward DirModex=Reverse

tx
OR

AND

TRINx

STINx

T F

Inverse

Characteristx=Inverse

OR

OR

STAGEx_DIR_Int

FORWARD_Int

AND

OR

REVERSE_Int

AND

en07000064.vsd

Figure 145: Simplified logic diagram for residual overcurrent stage x , where x=1, 2 ,3 or 4 The function can be completely blocked from the binary input BLOCK. The start signals from the function for each stage can be blocked from the binary input BLKSTx. The trip signals from the function can be blocked from the binary input BLKTR. 4.2.7 Directional supervision element with integrated directional comparision stage

Note!
It shall be noted that at least one of the four residual overcurrent stages shall be set as directional in order to enable execution of the directional supervision element and the integrated directional comparison stage. The function has integrated directional feature. As the operating quantity current IOp is always used. The polarizing method is determined by the parameter setting polMethod. The polarizing quantity will be selected by the function in one of the following three ways: 1. When polMethod=Voltage, UVPol will be used as polarizing quantity. 2. When polMethod=Current, UIPol will be used as polarizing quantity. 3. When polMethod=Dual, UTotPol will be used as polarizing quantity. The operating and polarizing quantity are then used inside the directional element, as shown in the following figure, in order to determine the direction of the earth fault.

288

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Reverse Area

0.4*IN>Dir

AngleRCA 0.4*IN>Dir

Upol=-3Uo

Forward Area Iop=3Io

en07000066.vsd

Figure 146: Operating characteristic for earth fault directional element Two relevant setting parameters for directional supervision element are: Operating Current Pickup IN>Dir. However it shall be noted that the directional element will be internally enabled to operate as soon as IOp cos( - AngleRCA) is bigger then 40% of IN>Dir. Relay characteristic angle AngleRCA which defines the position of Forward & Reverse areas in the operating characteristic.

Directional Comparison stage, built-in within directional supervision element, will set EF function output binary signal: 1. STFW=1 when Operating Quantity magnitude is bigger than setting parameter IN>Dir and directional supervision element detects fault in forward direction. 2. STRV=1 when Operating Quantity magnitude is bigger than 60% of setting parameter IN>Dir and directional supervision element detects fault in reverse direction. These signals shall be used for communication based earth fault teleprotection schemes (i.e. permissive or blocking).

289

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Simplified logic diagram for directional supervision element with integrated directional comparison stage is shown in the following figure:

|IOP|

a a>b b

REVERSE_Int

AND

STRV

0.6

X
a a>b b

IN>Dir

FORWARD_Int

AND

STFW

0.4

FWD AND

PolMethod=Voltage PolMethod=Current PolMethod=Dual

OR

UPolMin
OR

UPol 0.0

IPolMin

T F

IOP UTotPol

IPol
RVS

Directional Characteristic

AngleRCA

FORWARD_Int

AND

REVERSE_Int

RNPol XNPol

COMPLEX NUMBER

UIPol 0.0

T F
STAGE1_DIR_Int STAGE2_DIR_Int STAGE3_DIR_Int STAGE4_DIR_Int

OR

BLOCK

AND

en07000067.vsd

Figure 147: Simplified logic diagram for directional supervision element with integrated directional comparison stage 4.2.8 Second harmonic blocking element A harmonic restrain of the function can be chosen. If the ratio of the 2nd harmonic component in relation to the fundamental frequency component in the residual current exceeds the pre-set level (defined by parameter setting 2ndHarmStab) any of the four residual overcurrent stages can be selectively blocked by a parameter setting HarmRestrainx. When 2nd harmonic restraint feature is active the EF function output signal 2NDHARMD will be set to logical value one.

290

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

In addition to the basic functionality explained above the 2nd harmonic blocking can be set in such way to seal-in until residual current disappears. This feature might be required to stabilize the EF function during switching of parallel transformers in the station. In case of parallel transformers there is a risk of sympathetic inrush current. If one of the transformers is in operation, and the parallel transformer is switched in, the asymmetric inrush current of the switched in transformer will cause partial saturation of the transformer already in service. This is called transferred saturation. The 2nd harmonic of the inrush currents of the two transformers will be in phase opposition. The summation of the two currents will thus give a small 2nd harmonic current. The residual fundamental current will however be significant. The inrush current of the transformer in service before the parallel transformer energizing, will be a little delayed compared to the first transformer. Therefore we will have high 2nd harmonic current component initially. After a short period this current will however be small and the normal 2nd harmonic blocking will reset. If the BlkParTransf function is activated the 2nd harmonic restrain signal will be latched as long as the residual current measured by the relay is larger than a selected step current level. This feature has been called Block for Parallel Transformers. This 2nd harmonic seal-in feature will be activated when all of the following three conditions are simultaneously fulfilled: 1. Feature is enabled by entering setting parameter BlkParTransf=On. 2. Basic 2nd harmonic restraint feature has been active for at least 70 ms. 3. Residual current magnitude is higher than the set start value for one of the four residual overcurrent stages. By a parameter setting UseStartValue it is possible to select which one of the four start values that will be used (i.e. IN1> or IN2> or IN3> or IN4>). Once Block for Parallel Transformers is activated the basic 2nd harmonic blocking signal will be sealed-in until the residual current magnitude falls below a value defined by parameter setting UseStartValue (see condition 3 above). Simplified logic diagram for 2nd harmonic blocking feature is shown in the following figure:

291

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

BLOCK 2ndHarmStab IOP

X
a b OR a>b

Extract second harmonic current component Extract fundamental current component t=70ms t BlkParTransf=On
|IOP|
a b a>b OR

2NDHARMD

q-1

AN D

OR

2ndH_BLOCK_Int

UseStartValue IN1> IN2> IN3> IN4>

en07000068.vsd

Figure 148: Simplified logic diagram for 2nd harmonic blocking feature and Block for Parallel Transformers feature 4.2.9 Switch on to fault feature Integrated in the four step residual overcurrent protection are Switch on to fault logic (SOTF) and Under-Time logic. The setting parameter SOTF is set to activate either SOTF or Under-Time logic or both. When the circuit breaker is closing there is a risk to close it onto a permanent fault, for example during an autoreclosing sequence. The SOTF logic will enable fast fault clearance during such situations. The time during which SOTF and Under-Time logics will be active after activation is defined by the setting parameter t4U. The SOTF logic uses the start signal from step 2 or step 3 for its operation, selected by setting parameter StepForSOTF. The SOTF logic can be activated either from change in circuit breaker position or from circuit breaker close command pulse. The setting parameter ActivationSOTF can be set for activation of CB position open change, CB position closed change or CB close command. In case of a residual current start from step 2 or 3 (dependent on setting) the function will give a trip after a set delay tSOTF. This delay is normally set to a short time (default 100 ms). The Under-Time logic always uses the start signal from the step 4. The Under-Time logic will normally be set to operate for a lower current level than the SOTF function. The Under-Time logic can also be blocked by the 2nd harmonic restraint feature. This enables high sensitivity even if power transformer inrush currents can occur at breaker closing. This logic is typically used to detect asymmetry of CB poles immediately after switching of the circuit breaker. The Under-Time logic is activated either from change in circuit breaker position or from circuit

292

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

breaker close and open command pulses. This selection is done by setting parameter ActUnderTime. In case of a start from step 4 this logic will give a trip after a set delay tUnderTime. This delay is normally set to a relatively short time (default 300 ms). Practically the Under-Time logic acts as circuit breaker pole-discordance protection, but it is only active immediately after breaker switching. The Under-Time logic can only be used in solidly or low impedance grounded systems.

293

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

294

Setting tpulse posClsPls AND PwrMode tpulse SOTFActive NOT tpulse posOpnPls AND AND closeCBPls cbClosed

activationSOTF

Exec

cbPosition

SOTF

Four step residual overcurrent protection (PTOC, 51N/67N)

operationMode Setting False PwrMode start Exec

Exec Exec Exec NOT Setting Setting PwrMode activationUnderTime block step2Or3in

closeCB

OR AND AND TON IN Q PT ET AND

switchOntoFaultDelayTime PwrMode operate Exec

Under Time
tpulse UTimeActive

OR OR opnOrClsCBPls

onOrOffPos

Exec

AND Setting Exec Exec step4in AND harmonic2ndRestraint NOT cbSwitchingFaultDelayTime AND TON IN Q PT ET AND

OR

en06000643.vsd

Chapter 6 Current protection

295

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Figure 149: Simplified logic diagram for SOTF and Under-Time features EF Logic Diagram Simplified logic diagram for the complete EF function is shown in the following Figure 1:

Directional Check Element

signal to communication scheme

INPol 3U0 3I0

Direction Element

operatingCurrent earthFaultDirection angleValid

4 step over current element One element for each step

TRIP

DirMode enableDir

3I0

Harmonic Restraint Element

harmRestrBlock

start step 2, 3 and 4 Blocking at parallel transformers SwitchOnToFault TRIP

Mode Selection

DirMode enableDir enableStep1-4 DirectionalMode1-4

CB pos or cmd

en06000376.vsd

Figure 150: Functional overview of TEF

296

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

4.3

Function block
TEF1EF4PTOC_51N67N I3P U3P I3PPOL BLOCK BLKTR BLKST1 BLKST2 BLKST3 BLKST4 ENMULT1 ENMULT2 ENMULT3 ENMULT4 CBPOS CLOSECB OPENCB TRIP TRIN1 TRIN2 TRIN3 TRIN4 TRSOTF START STIN1 STIN2 STIN3 STIN4 STSOTF STFW STRV 2NDHARMD

en06000424.vsd

Figure 151: TEF1 function block

4.4

Input and output signals

Table 141: Input signals for the EF4PTOC_51N67N (TEF1-) function block
Signal Description

I3P U3P I3PPOL BLOCK BLKTR BLKST1 BLKST2 BLKST3 BLKST4 ENMULT1 ENMULT2 ENMULT3 ENMULT4 CBPOS CLOSECB OPENCB

Current connection Polarizing voltage connection Polarizing current connection Block of function Block of trip Block of step 1 (Start and trip) Block of step 2 (Start and trip) Block of step 3 (Start and trip) Block of step 4 (Start and trip) When activated, the current multiplier is in use for step1 When activated, the current multiplier is in use for step2 When activated, the current multiplier is in use for step3 When activated, the current multiplier is in use for step4 Breaker position Breaker close command Breaker open command

297

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Table 142: Output signals for the EF4PTOC_51N67N (TEF1-) function block
Signal Description

TRIP TRIN1 TRIN2 TRIN3 TRIN4 TRSOTF START STIN1 STIN2 STIN3 STIN4 STSOTF STFW STRV 2NDHARMD

Trip Trip signal from step 1 Trip signal from step 2 Trip signal from step 3 Trip signal from step 4 Trip signal from earth fault switch onto fault function General start signal Start signal step 1 Start signal step 2 Start signal step 3 Start signal step 4 Start signal from earth fault switch onto fault function Forward directional start signal Reverse directional start signal 2nd harmonic block signal

4.5

Setting parameters
Table 143: Basic parameter group settings for the EF4PTOC_51N67N (TEF1-) function
Parameter Range Step Default Unit Description

Operation IBase UBase AngleRCA polMethod

Off On 1 - 99999 0.05 - 2000.00 -180 - 180 Voltage Current Dual 1 - 100

1 0.05 1 -

Off 3000 400.00 65 Voltage

A kV Deg -

Operation Off / On Base value for current settings Base value for voltage settings Relay characteristic angle (RCA) Type of polarization

UPolMin

%UB

Minimum voltage level for polarization in % of UBase Minimum current level for polarization in % of IBase Real part of source Z to be used for current polarisation

IPolMin RNPol

2 - 100 0.50 - 1000.00

1 0.01

5 5.00

%IB ohm

298

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

XNPol

0.50 - 3000.00

0.01

40.00

ohm

Imaginary part of source Z to be used for current polarisation Residual current level for Direction release in % of IBase Second harmonic restrain operation in % of IN amplitude Enable blocking at parallel transformers Current level blk at parallel transf (step1, 2, 3 or 4)

IN>Dir

1 - 100

10

%IB

2ndHarmStab

5 - 100

20

BlkParTransf UseStartValue

Off On IN1> IN2> IN3> IN4> Off SOTF UnderTime SOTF+UnderTime Open Closed CloseCommand Step 2 Step 3 Off On 0.000 - 60.000 0.000 - 60.000 Off Non-directional Forward Reverse

Off IN4>

SOTF

Off

SOTF operation mode (Off/SOTF/Undertime/SOTF+undertime) Select signal that shall activate SOTF Selection of step used for SOTF Enable harmonic restrain function in SOTF Time delay for SOTF Switch-onto-fault active time Directional mode of step 1 (off, nodir, forward, reverse)

ActivationSOTF

Open

StepForSOTF HarmResSOTF tSOTF t4U DirMode1

0.001 0.001 -

Step 2 Off 0.200 1.000 Non-directional

s s -

299

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

Characterist1

ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 1 - 2500

ANSI Def. Time

Time delay curve type for step 1

IN1>

100

%IB

Operate residual current level for step 1 in % of IBase Independent (defenite) time delay of step 1 Time multiplier for the dependent time delay for step 1 Multiplier for scaling the current setting value for step 1 Minimum operate time for inverse curves for step 1 Enable block of step 1 from harmonic restrain Directional mode of step 2 (off, nodir, forward, reverse)

t1 k1

0.000 - 60.000 0.05 - 999.00

0.001 0.01

0.000 0.05

s -

IN1Mult

1.0 - 10.0

0.1

2.0

t1Min HarmRestrain1 DirMode2

0.000 - 60.000 Off On Off Non-directional Forward Reverse

0.001 -

0.000 On Non-directional

s -

300

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

Characterist2

ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 1 - 2500

ANSI Def. Time

Time delay curve type for step 2

IN2>

50

%IB

Operate residual current level for step 2 in % of IBase Independent (definitive) time delay of step 2 Time multiplier for the dependent time delay for step 2 Multiplier for scaling the current setting value for step 2 Minimum operate time for inverse curves step 2 Enable block of step 2 from harmonic restrain Directional mode of step 3 (off, nodir, forward, reverse)

t2 k2

0.000 - 60.000 0.05 - 999.00

0.001 0.01

0.400 0.05

s -

IN2Mult

1.0 - 10.0

0.1

2.0

t2Min HarmRestrain2 DirMode3

0.000 - 60.000 Off On Off Non-directional Forward Reverse

0.001 -

0.000 On Non-directional

s -

301

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

Characterist3

ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 1 - 2500

ANSI Def. Time

Time delay curve type for step 3

IN3>

33

%IB

Operate residual current level for step 3 in % of IBase Independent time delay of step 3 Time multiplier for the dependent time delay for step 3 Multiplier for scaling the current setting value for step 3 Minimum operate time for inverse curves for step 3 Enable block of step 3 from harmonic restrain Directional mode of step 4 (off, nodir, forward, reverse)

t3 k3

0.000 - 60.000 0.05 - 999.00

0.001 0.01

0.800 0.05

s -

IN3Mult

1.0 - 10.0

0.1

2.0

t3Min HarmRestrain3 DirMode4

0.000 - 60.000 Off On Off Non-directional Forward Reverse

0.001 -

0.000 On Non-directional

s -

302

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

Characterist4

ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 1 - 2500

ANSI Def. Time

Time delay curve type for step 4

IN4>

17

%IB

Operate residual current level for step 4 in % of IBase Independent (definitive) time delay of step 4 Time multiplier for the dependent time delay for step 4 Multiplier for scaling the current setting value for step 4 Minimum operate time in inverse curves step 4 Enable block of step 4 from harmonic restrain

t4 k4

0.000 - 60.000 0.05 - 999.00

0.001 0.01

1.200 0.05

s -

IN4Mult

1.0 - 10.0

0.1

2.0

t4Min HarmRestrain4

0.000 - 60.000 Off On

0.001 -

0.000 On

s -

303

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Table 144: Advanced parameter group settings for the EF4PTOC_51N67N (TEF1-) function
Parameter Range Step Default Unit Description

ActUnderTime

CB position CB command 0.000 - 60.000 Instantaneous IEC Reset ANSI reset 0.000 - 60.000 0.005 - 3.000

CB position

Select signal to activate under time (CB Pos/CBCommand) Time delay for under time Reset curve type for step 1 Reset curve type for step 1 Parameter P for customer programmable curve for step 1 Parameter A for customer programmable curve for step 1 Parameter B for customer programmable curve for step 1 Parameter C for customer programmable curve for step 1 Parameter PR for customer programmable curve for step 1 Parameter TR for customer programmable curve for step 1 Parameter CR for customer programmable curve for step 1 Reset curve type for step 2 Reset curve type for step 2 Parameter P for customer programmable curve for step 2 Parameter A for customer programmable curve for step 2 Parameter B for customer programmable curve for step 2

tUnderTime ResetTypeCrv1

0.001 -

0.300 Instantaneous

s -

tReset1 tPCrv1

0.001 0.001

0.020 1.000

s -

tACrv1

0.005 - 200.000

0.001

13.500

tBCrv1

0.00 - 20.00

0.01

0.00

tCCrv1

0.1 - 10.0

0.1

1.0

tPRCrv1

0.005 - 3.000

0.001

0.500

tTRCrv1

0.005 - 100.000

0.001

13.500

tCRCrv1

0.1 - 10.0

0.1

1.0

ResetTypeCrv2

Instantaneous IEC Reset ANSI reset 0.000 - 60.000 0.005 - 3.000

Instantaneous

tReset2 tPCrv2

0.001 0.001

0.020 1.000

s -

tACrv2

0.005 - 200.000

0.001

13.500

tBCrv2

0.00 - 20.00

0.01

0.00

304

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

tCCrv2

0.1 - 10.0

0.1

1.0

Parameter C for customer programmable curve for step 2 Parameter PR for customer programmable curve for step 2 Parameter TR for customer programmable curve for step 2 Parameter CR for customer programmable curve for step 2 Reset curve type for step 3 Reset curve type for step 3 Parameter P for customer programmable curve for step 3 Parameter A for customer programmable curve for step 3 Parameter B for customer programmable curve for step 3 Parameter C for customer programmable curve step 3 Parameter PR for customer programmable curve step 3 Parameter TR for customer programmable curve step 3 Parameter CR for customer programmable curve for step 3 Reset curve type for step 4 Reset curve type for step 4 Parameter P for customer programmable curve for step 4

tPRCrv2

0.005 - 3.000

0.001

0.500

tTRCrv2

0.005 - 100.000

0.001

13.500

tCRCrv2

0.1 - 10.0

0.1

1.0

ResetTypeCrv3

Instantaneous IEC Reset ANSI reset 0.000 - 60.000 0.005 - 3.000

Instantaneous

tReset3 tPCrv3

0.001 0.001

0.020 1.000

s -

tACrv3

0.005 - 200.000

0.001

13.500

tBCrv3

0.00 - 20.00

0.01

0.00

tCCrv3

0.1 - 10.0

0.1

1.0

tPRCrv3

0.005 - 3.000

0.001

0.500

tTRCrv3

0.005 - 100.000

0.001

13.500

tCRCrv3

0.1 - 10.0

0.1

1.0

ResetTypeCrv4

Instantaneous IEC Reset ANSI reset 0.000 - 60.000 0.005 - 3.000

Instantaneous

tReset4 tPCrv4

0.001 0.001

0.020 1.000

s -

305

Four step residual overcurrent protection (PTOC, 51N/67N)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

tACrv4

0.005 - 200.000

0.001

13.500

Parameter A for customer programmable curve step 4 Parameter B for customer programmable curve for step 4 Parameter C for customer programmable curve step 4 Parameter PR for customer programmable curve step 4 Parameter TR for customer programmable curve step 4 Parameter CR for customer programmable curve step 4

tBCrv4

0.00 - 20.00

0.01

0.00

tCCrv4

0.1 - 10.0

0.1

1.0

tPRCrv4

0.005 - 3.000

0.001

0.500

tTRCrv4

0.005 - 100.000

0.001

13.500

tCRCrv4

0.1 - 10.0

0.1

1.0

4.6

Technical data
Table 145: Four step residual overcurrent protection (PEFM, 51N/67N)
Function Range or value Accuracy 1.0% of Ir at I Ir 1.0% of I at I > Ir

Operate current

(1-2500)% of lbase > 95% (1100)% of lbase (0.000-60.000) s 19 curve types (5100)% of fundamental (-180 to 180) degrees (1100)% of Ubase (130)% of Ibase (0.503000.00) /phase 25 ms typically at 0 to 2 x Iset 25 ms typically at 2 to 0 x Iset 10 ms typically at 0 to 2 x Iset 15 ms typically

Reset ratio Operate current for directional comparison Timers Inverse characteristics, see table 574 and table 575 Second harmonic restrain operation Relay characteristic angle Minimum polarizing voltage Minimum polarizing current RNS, XNS Operate time, start function Reset time, start function Critical impulse time Impulse margin time

1.0% of Ir 0.5% 10 ms

See table 574 and table 575

2.0% of Ir 2.0 degrees 0.5% of Ur 0.25% of Ir

306

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Function block name: SDExANSI number: 67N IEC 61850 logical node name: IEC 60617 graphical symbol:

SDEPSDE

5.1

Introduction
In networks with high impedance earthing, the phase to earth fault current is significantly smaller than the short circuit currents. Another difficulty for earth fault protection is that the magnitude of the phase to earth fault current is almost independent of the fault location in the network. Directional residual current can be used to detect and give selective trip of phase to earth faults in high impedance earthed networks. The protection uses the residual current component 3I0 cos , where is the angle between the residual current and the residual voltage, compensated with a characteristic angle. Alternatively the function can be set to strict 3I0 level with an check of angle 3I0 and cos . Directional residual power can be used to detect and give selective trip of phase to earth faults in high impedance earthed networks. The protection uses the residual power component 3I0 3U0 cos , where is the angle between the residual current and the reference residual voltage, compensated with a characteristic angle. A normal undirectional residual current function can also be used and be with definite or inverse time delay. A back-up neutral point voltage function is also available for undirectional sensitive back-up protection. In an isolated network, i.e. the network is only coupled to earth via the capacitances between the phase conductors and earth, the residual current always has -90 phase shift compared to the reference residual voltage. The characteristic angle is chosen to -90 in such a network. In resistance earthed networks or in Petersen coil, with a parallel resistor, the active residual current component (in phase with the residual voltage) should be used for the earth fault detection. In such networks the characteristic angle is chosen to 0. As the amplitude of the residual current is independent of the fault location the selectivity of the earth fault protection is achieved by time selectivity. When should the sensitive directional residual overcurrent protection be used and when should the sensitive directional residual power protection be used? We have the following facts to consider: Sensitive directional residual overcurrent protection gives possibility for better sensitivity

307

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Sensitive directional residual power protection gives possibility to use inverse time characteristics. This is applicable in large high impedance earthed networks, with large capacitive earth fault current In some power systems a medium size neutral point resistor is used. Such a resistor will give a resistive earth fault current component of about 200 - 400 A at a zero resistive phase to earth fault. In such a system the directional residual power protection gives better possibilities for selectivity enabled by inverse time power characteristics.

5.2
5.2.1

Principle of operation
Introduction The function is using phasors of the residual current and voltage. Group signals I3P and U3P containing phasors of residual current and voltage is taken from pre-processor blocks. The sensitive directional earth fault protection has the following sub-functions included: Directional residual current protection measuring 3I0 cos is defined as the angle between the residual current 3I0 and the reference voltage compensated with the set characteristic angle RCADir (=ang(3I0)-ang(Uref) ). Uref = -3U0 ejRCADir. RCAdir is normally set equal to 0 in a high impedance earthed network with a neutral point resistor as the active current component is appearing out on the faulted feeder only. RCAdir is set equal to -90 in an isolated network as all currents are mainly capacitive. The function operates when 3I0 cos gets larger than the set value.
Uref RCA = 0, ROA = 90

3I0

= ang(3I0) - ang(3Uref) 3I0 cos -3U0=Uref

en06000648.vsd

Figure 152: RCADir set to 0

308

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Uref

RCA = -90, ROA = 90

3I0 3I0 cos = ang(3I0) ang(Uref) -3U0

en06000649.vsd

Figure 153: RCADir set to -90 For trip, both the residual current 3I0 cos and the release voltage 3U0, shall be larger than the set levels: INCosPhi> and UNRel>. Trip from this function can be blocked from the binary input BLKTRDIR. When the function is activated binary output signals START and STDIRIN are activated. If the activation is active after the set delay tDef the binary output signals TRIP and TRDIRIN are activated. The trip from this sub-function has definite time delay. There is a possibility to increase the operate level for currents where the angle is larger than a set value as shown in the figure below. This is equivalent to blocking of the function if > ROADir. This option is used to handle angle error for the instrument transformers.

309

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

3I0

Operate area

3I0 cos ROA

-3U0=Uref

RCA = 0

en06000650.vsd

Figure 154: Characteristic with ROADir restriction The function will indicate forward/reverse direction to the fault. Reverse direction is defined as 3I0 cos ( + 180) the set value. It shall also be possible to tilt the characteristic to compensate for current transformer angle error with a setting RCAComp as shown in the figure below:

310

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Operate area

-3U0=Uref

RCA = 0

Instrument transformer angle error

RCAcomp Characteristic after angle compensation

3I0 (prim)

3I0 (to prot)

en06000651.vsd

Figure 155: Explanation of RCAcomp. Directional residual power protection measuring 3I0 3U0 cos is defined as the angle between the residual current 3I0 and the reference voltage compensated with the set characteristic angle RCADir (=ang(3I0)ang(Uref) ). Uref = -3U0 ejRCA. The function operates when 3I0 3U0 cos gets larger than the set value. For trip, both the residual power 3I0 3U0 cos , the residual current 3I0 and the release voltage 3U0, shall be larger than the set levels (SN>, INRel> and UNRel>). Trip from this function can be blocked from the binary input BLKTRDIR. When the function is activated binary output signals START and STDIRIN are activated. If the activation is active after the set delay tDef or after the inverse time delay (setting kSN) the binary output signals TRIP and TRDIRIN are activated. The function shall indicate forward/reverse direction to the fault. Reverse direction is defined as 3I0 3U0 cos ( + 180) 3 the set value. This variant has the possibility of choice between definite time delay and inverse time delay. The inverse time delay is defined as:

311

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

t inv =

kSN (3I 0 3U 0 cos (reference) 3I 0 3U 0 cos (measured)

(Equation 57)

Directional residual current protection measuring 3I0 and The function will operate if the residual current is larger that the set value and the angle = ang(3I0)-ang(Uref) is within the sector RCADir ROADir
RCA = 0 ROA = 80

Operate area 3I0 80 -3U0

en06000652.vsd

Figure 156: Example of characteristic For trip, both the residual current 3I0 and the release voltage 3U0, shall be larger than the set levels (INDir> and UNREL>) and the angle shall be in the set sector (ROADir and RCADir). Trip from this function can be blocked from the binary input BLKTRDIR. When the function is activated binary output signals START and STDIRIN are activated. If the activation is active after the set delay tDef the binary output signals TRIP and TRDIRIN are activated. The function indicate forward/reverse direction to the fault. Reverse direction is defined as is within the angle sector: RCADir + 180 ROADir This variant shall have definite time delay.

312

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Directional functions For all the directional functions there are directional start signals STFW: fault in the forward direction, and STRV: start in the reverse direction. Even if the directional function is set to operate for faults in the forward direction a fault in the reverse direction will give the start signal STRV. Also if the directional function is set to operate for faults in the reverse direction a fault in the forward direction will give the start signal STFW. Non-directional earth fault current protection This function will measure the residual current without checking the phase angle. The function will be used to detect cross-country faults. This function can serve as alternative or back-up to distance protection with phase preference logic. To assure selectivity the distance protection can block the non-directional earth fault current function via the input BLKNDN. If available the non-directional function is using the calculated residual current, derived as sum of the phase currents. This will give a better ability to detect cross-country faults with high residual current, also when dedicated core balance CT for the sensitive earth fault protection will saturate. This variant shall have the possibility of choice between definite time delay and inverse time delay. The inverse time delay shall be according to IEC 60255-3. For trip, the residual current 3I0 shall be larger than the set levels (INNonDir>). Trip from this function can be blocked from the binary input BLKNDN. When the function is activated binary output signal STNDIN is activated. If the activation is active after the set delay tINNonDir or after the inverse time delay the binary output signals TRIP and TRNDIN are activated. Residual overvoltage release and protection The directional function shall be released when the residual voltage gets higher than a set level. There shall also be a separate trip, with its own definite time delay, from this set voltage level. For trip, the residual voltage 3U0 shall be larger than the set levels (UN>). Trip from this function can be blocked from the binary input BLKUN. When the function is activated binary output signal STUN is activated. If the activation is active after the set delay tUNNonDir TRIP and TRUN are activated. A simplified logical diagram of the total function is shown in figure 157.

313

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

INNonDir> t UN> t
OpMODE=INcosPhi

STNDIN TRNDIN STUN TRUN

IN>

&

INcosPhi>

OpMODE=INUNcosPhi

& INUNcosPhi>

&
t

STARTDIRIN

Phi in RCA +- ROA &

TimeChar = DefTime

SN TimeChar = InvTime

&

TRDIRIN

OpMODE=IN and Phi

&

DirMode = Forw Forw DirMode = Rev Rev

&

1 STFW

& STRV
en06000653.vsd

Figure 157: Simplified logical diagram of the sensitive earth fault current protection

314

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

5.3

Function block
SDE1SDEPSDE_67N I3P U3P BLOCK BLKTR BLKTRDIR BLKNDN BLKUN TRIP TRDIRIN TRNDIN TRUN START STDIRIN STNDIN STUN STFW STRV STDIR UNREL en07000032.vsd

Figure 158: SDE function block

5.4

Input and output signals

Table 146: Input signals for the SDEPSDE_67N (SDE1-) function block
Signal Description

I3P U3P BLOCK BLKTR BLKTRDIR BLKNDN BLKUN

Group signal for current Group signal for voltage Blocks all the outputs of the function Blocks the operate outputs of the function Blocks the directional operate outputs of the function Blocks the Non directional current residual outputs Blocks the Non directional voltage residual outputs

Table 147: Basic general settings for the SDEPSDE_67N (SDE1-) function
Parameter Range Step Default Unit Description

IBase UBase SBase

1 - 99999 0.05 - 2000.00 0.05 200000000.00

1 0.05 0.05

100 63.50 6350.00

A kV kVA

Base Current, in A Base Voltage, in kV Phase to Neutral Base Power, in kVA. IBase*UBase

315

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Table 148: Basic parameter group settings for the SDEPSDE_67N (SDE1-) function
Parameter Range Step Default Unit Description

Operation OpMode

Off On 3I0Cosfi 3I03U0Cosfi 3I0 and fi Forward Reverse -179 - 180 -10.0 - 10.0 0 - 90

Off 3I0Cosfi

Operation Off/On Selection of operation mode for protection Direction of operation forward or reverse Relay characteristic angle RCA, in deg Relay characteristic angle compensation Relay open angle ROA used as release in phase mode, in deg Set level for 3I0cosFi, directional res over current, in %Ib Set level for 3I03U0cosFi, starting inv time count, in %Sb Set level for directional residual over current prot, in %Ib Definite time delay directional residual overcurrent, in sec Reference value of res power for inverse time count, in %Sb Time multiplier setting for directional residual power mode Operation of non-directional residual overcurrent protection Set level for non directional residual over current, in %Ib Time delay for non-directional residual over current, in sec

DirMode RCADir RCAComp ROADir

1 0.1 1

Forward -90 0.0 90

Deg Deg Deg

INCosPhi>

0.25 - 200.00

0.01

1.00

%IB

SN>

0.25 - 200.00

0.01

10.00

%SB

INDir>

0.25 - 200.00

0.01

5.00

%IB

tDef

0.000 - 60.000

0.001

0.100

SRef

0.03 - 200.00

0.01

10.00

%SB

kSN

0.00 - 2.00

0.01

0.10

OpINNonDir>

Off On 1.00 - 400.00

Off

INNonDir>

0.01

10.00

%IB

tINNonDir

0.000 - 60.000

0.001

1.000

316

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

TimeChar

ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 0.000 - 60.000 0.00 - 2.00

IEC Norm. inv.

Operation curve selection for IDMT operation

tMin kIN

0.001 0.01

0.040 1.00

s -

Minimum operate time for IEC IDMT curves, in sec IDMT time mult for non-dir res over current protection Operation of non-directional residual overvoltage protection Set level for non-directional residual over voltage, in %Ub Time delay for non-directional residual over voltage, in sec Residual release current for all directional modes, in %Ib Residual release voltage for all direction modes, in %Ub

OpUN>

Off On 1.00 - 200.00

Off

UN>

0.01

20.00

%UB

tUNNonDir

0.000 - 60.000

0.001

0.100

INRel>

0.25 - 200.00

0.01

1.00

%IB

UNRel>

0.01 - 200.00

0.01

3.00

%UB

Table 149: Advanced general settings for the SDEPSDE_67N (SDE1-) function
Parameter Range Step Default Unit Description

RotResU

0 deg 180 deg

180 deg

Setting for rotating polarizing quantity if necessary

317

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Table 150: Advanced parameter group settings for the SDEPSDE_67N (SDE1-) function
Parameter Range Step Default Unit Description

tReset tPCrv tACrv tBCrv tCCrv ResetTypeCrv

0.000 - 60.000 0.005 - 3.000 0.005 - 200.000 0.00 - 20.00 0.1 - 10.0 Immediate IEC Reset ANSI reset 0.005 - 3.000 0.005 - 100.000 0.1 - 10.0

0.001 0.001 0.001 0.01 0.1 -

0.040 1.000 13.500 0.00 1.0 IEC Reset

s -

Time delay used for reset of definite timers, in sec Setting P for customer programmable curve Setting A for customer programmable curve Setting B for customer programmable curve Setting C for customer programmable curve Reset mode when current drops off. Setting PR for customer programmable curve Setting TR for customer programmable curve Setting CR for customer programmable curve

tPRCrv tTRCrv tCRCrv

0.001 0.001 0.1

0.500 13.500 1.0

5.5

Setting parameters
Table 151: Basic general settings for the SDEPSDE_67N (SDE1-) function
Parameter Range Step Default Unit Description

IBase UBase SBase

1 - 99999 0.05 - 2000.00 0.05 200000000.00

1 0.05 0.05

100 63.50 6350.00

A kV kVA

Base Current, in A Base Voltage, in kV Phase to Neutral Base Power, in kVA. IBase*Ubase

318

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Table 152: Basic parameter group settings for the SDEPSDE_67N (SDE1-) function
Parameter Range Step Default Unit Description

Operation OpMode

Off On 3I0Cosfi 3I03U0Cosfi 3I0 and fi Forward Reverse -179 - 180 -10.0 - 10.0 0 - 90

Off 3I0Cosfi

Operation Off / On Selection of operation mode for protection Direction of operation forward or reverse Relay characteristic angle RCA, in deg Relay characteristic angle compensation Relay open angle ROA used as release in phase mode, in deg Set level for 3I0cosFi, directional res over current, in %Ib Set level for 3I03U0cosFi, starting inv time count, in %Sb Set level for directional residual over current prot, in %Ib Definite time delay directional residual overcurrent, in sec Reference value of res power for inverse time count, in %Sb Time multiplier setting for directional residual power mode Operation of non-directional residual overcurrent protection Set level for non directional residual over current, in %Ib Time delay for non-directional residual over current, in sec

DirMode RCADir RCAComp ROADir

1 0.1 1

Forward -90 0.0 90

Deg Deg Deg

INCosPhi>

0.25 - 200.00

0.01

1.00

%IB

SN>

0.25 - 200.00

0.01

10.00

%SB

INDir>

0.25 - 200.00

0.01

5.00

%IB

tDef

0.000 - 60.000

0.001

0.100

SRef

0.03 - 200.00

0.01

10.00

%SB

kSN

0.00 - 2.00

0.01

0.10

OpINNonDir>

Off On 1.00 - 400.00

Off

INNonDir>

0.01

10.00

%IB

tINNonDir

0.000 - 60.000

0.001

1.000

319

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

TimeChar

ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Reserved Programmable RI type RD type 0.000 - 60.000 0.00 - 2.00

IEC Norm. inv.

Operation curve selection for IDMT operation

tMin kIN

0.001 0.01

0.040 1.00

s -

Minimum operate time for IEC IDMT curves, in sec IDMT time mult for non-dir res over current protection Operation of non-directional residual overvoltage protection Set level for non-directional residual over voltage, in %Ub Time delay for non-directional residual over voltage, in sec Residual release current for all directional modes, in %Ib Residual release voltage for all direction modes, in %Ub

OpUN>

Off On 1.00 - 200.00

Off

UN>

0.01

20.00

%UB

tUNNonDir

0.000 - 60.000

0.001

0.100

INRel>

0.25 - 200.00

0.01

1.00

%IB

UNRel>

0.01 - 200.00

0.01

3.00

%UB

Table 153: Advanced general settings for the SDEPSDE_67N (SDE1-) function
Parameter Range Step Default Unit Description

RotResU

0 deg 180 deg

180 deg

Setting for rotating polarizing quantity if necessary

320

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Table 154: Advanced parameter group settings for the SDEPSDE_67N (SDE1-) function
Parameter Range Step Default Unit Description

tReset tPCrv tACrv tBCrv tCCrv ResetTypeCrv

0.000 - 60.000 0.005 - 3.000 0.005 - 200.000 0.00 - 20.00 0.1 - 10.0 Immediate IEC Reset ANSI reset 0.005 - 3.000 0.005 - 100.000 0.1 - 10.0

0.001 0.001 0.001 0.01 0.1 -

0.040 1.000 13.500 0.00 1.0 IEC Reset

s -

Time delay used for reset of definite timers, in sec Setting P for customer programmable curve Setting A for customer programmable curve Setting B for customer programmable curve Setting C for customer programmable curve Reset mode when current drops off. Setting PR for customer programmable curve Setting TR for customer programmable curve Setting CR for customer programmable curve

tPRCrv tTRCrv tCRCrv

0.001 0.001 0.1

0.500 13.500 1.0

321

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

5.6

Technical data
Table 155: Sensitive directional residual overcurrent and power protection (PSDE, 67N)
Function Range or value Accuracy 1.0% of Ir at I Ir 1.0% of I at I > Ir

Operate level for 3I0 cos directional residual overcurrent

(0.25-200.00)% of lbase At low setting: (2.5-10) mA (10-50) mA

1.0 mA 0.5 mA 1.0% of Sr at S Sr 1.0% of S at S > Sr

Operate level for 3I03U0 cos directional residual power

(0.25-200.00)% of Sbase At low setting: (0.25-5.00)% of Sbase

10% of set value 1.0% of Ir at Ir 1.0% of I at I > Ir

Operate level for 3I0 and residual overcurrent

(0.25-200.00)% of Ibase At low setting: (2.5-10) mA (10-50) mA

1.0 mA 0.5 mA 1.0% of Ir at I Ir 1.0% of I at I > Ir

Operate level for non directional overcurrent

(1.00-400.00)% of Ibase At low setting: (10-50) mA

1.0 mA 0.5% of Ur at U Ur 0.5% of U at U > Ur 1.0% of Ir at I Ir 1.0% of I at I > Ir

Operate level for non directional residual overvoltage Residual release current for all directional modes

(1.00-200.00)% of Ubase (0.25-200.00)% of Ibase At low setting: (2.5-10) mA (10-50) mA

1.0 mA 0.5 mA 0.5% of Ur at U Ur 0.5% of U at > Ur

Residual release voltage for all directional modes Reset ratio Timers Inverse characteristics, see table 574 and table 575 Relay characteristic angle RCA

(0.01-200.00)% of Ubase > 95% (0.000-60.000) s 19 curve types (-179 to 180) degrees

0.5% 10 ms

See table 574 and table 575

2.0 degrees

322

Sensitive directional residual overcurrent and power protection (PSDE, 67N)

Chapter 6 Current protection

Function

Range or value

Accuracy 2.0 degrees

Relay open angle ROA Operate time, non directional residual over current

(0-90) degrees 60 ms typically at 0 to 2 x Iset

Reset time, non directinal residual 60 ms typically at 2 to 0 x Iset over current Operate time, start function Reset time, start function 150 ms typically at 0 to 2 x Iset 50 ms typically at 2 to 0 x Iset

323

Thermal overload protection, two time constants (PTTR, 49)

Chapter 6 Current protection

Thermal overload protection, two time constants (PTTR, 49)

Function block name: TTRxANSI number: 49 IEC 61850 logical node name: IEC 60617 graphical symbol:

TRPTTR

6.1

Introduction
If the temperature of a power transformer/generator reaches too high values the equipment might be damaged. The insulation within the transformer/generator will have forced ageing. As a consequence of this the risk of internal phase to phase or phase to earth faults will increase. High temperature will degrade the quality of the transformer/generator oil. The thermal overload protection estimates the internal heat content of the transformer/generator (temperature) continuously. This estimation is made by using a thermal model of the transformer/generator with two time constants, which is based on current measurement. Two warning levels are available. This enables actions in the power system to be done before dangerous temperatures are reached. If the temperature continues to increase to the trip value, the protection initiates trip of the protected transformer/generator.

6.2

Principle of operation
The sampled analogue phase currents are pre-processed and for each phase current the RMS value of each phase current is derived. These phase current values are fed to the THL function. From the largest of the three phase currents a relative final temperature (heat content) is calculated according to the expression:

final

I = I ref

(Equation 58)

where: I Iref is the largest phase current and is a given reference current

If this calculated relative temperature is larger than the relative temperature level corresponding to the set operate (trip) current a start output signal START is activated.

324

Thermal overload protection, two time constants (PTTR, 49)

Chapter 6 Current protection

The actual temperature at the actual execution cycle is calculated as:

If

final > n
(Equation 59)

t n = n 1 + ( final n1 ) 1 e

If

final < n
t

n = final ( final n 1 ) e
where:
n n-1 final t

(Equation 60)

is the calculated present temperature, is the calculated temperature at the previous time step, is the calculated final (steady state) temperature with the actual current, is the time step between calculation of the actual temperature and is the set thermal time constant for the protected transformer

The calculated transformer relative temperature can be monitored as it is exported from the function as a real figure HEATCONT. When the transformer temperature reaches any of the set alarm levels Alarm1 or Alarm2 the corresponding output signal ALARM1 or ALARM2 is set. When the component temperature reaches the set trip level which corresponds to continuous current equal to ITrip the output signal TRIP is set. There is also a calculation of the present time to operation with the present current. This calculation is only performed if the final temperature is calculated to be above the operation temperature:

operate toperate = ln final final n

(Equation 61)

The calculated time to trip can be monitored as it is exported from the function as a real figure TTRIP.

325

Thermal overload protection, two time constants (PTTR, 49)

Chapter 6 Current protection

After a trip, caused by the thermal overload protection function, there can be a lockout to reconnect the tripped circuit. The output lockout signal LOCKOUT is activated when the device temperature is above the set lockout release temperature setting ResLo. The time to lockout release is calculated, i.e. a calculation of the cooling time to a set value.

lockout _ release tlockout _ release = ln final final n

(Equation 62)

Here the final temperature is equal to the set or measured ambient temperature. The calculated component temperature can be monitored as it is exported from the function as a real figure. When the current is so high that it has given a start signal START, the estimated time to trip is continuously calculated and given as analogue output TTRIP. If this calculated time get less than the setting time Warning, set in minutes, the output WARNING is activated. In case of trip a pulse with a set duration tPulse is activated.

326

Thermal overload protection, two time constants (PTTR, 49)

Chapter 6 Current protection

Final Temp > TripTemp

START

Calculation of heat content

actual heat comtent

I3P Calculation of final temperature Actual Temp > Alarm1,Alarm2 Temp

ALARM1 ALARM2

Current base used TRIP Actual Temp > TripTemp Binary input: Forced cooling On/Off S R Actual Temp < Recl Temp LOCKOUT

Management of setting parameters: Tau, IBase

Tau used

Calculation of time to trip

time to trip warning if time to trip < set value

Calculation of time to reset of lockout

time to reset of lockout

en05000833.vsd

Figure 159: Functional overview of TTR

327

Thermal overload protection, two time constants (PTTR, 49)

Chapter 6 Current protection

6.3

Function block
TTR1TRPTTR_49 I3P BLOCK COOLING ENMULT RESET TRIP START ALARM1 ALARM2 LOCKOUT WARNING en06000272.vsd

Figure 160: TTR function block

6.4

Input and output signals

Table 156: Input signals for the TRPTTR_49 (TTR1-) function block
Signal Description

I3P BLOCK COOLING ENMULT RESET

Group signal for current input Block of function Cooling input Off / On. Changes Ib setting and time constant Enable Multiplier for currentReference setting Reset of function

Table 157: Output signals for the TRPTTR_49 (TTR1-) function block
Signal Description

TRIP START ALARM1 ALARM2 LOCKOUT WARNING

Trip Signal Start signal First level alarm signal Second level alarm signal Lockout signal Warning signal: Trip within set warning time

328

Thermal overload protection, two time constants (PTTR, 49)

Chapter 6 Current protection

6.5

Setting parameters
Table 158: Basic parameter group settings for the TRPTTR_49 (TTR1-) function
Parameter Range Step Default Unit Description

Operation IBase IRef IRefMult IBase1

Off On 1 - 99999 10.0 - 1000.0 0.01 - 10.00 30.0 - 250.0

1 1.0 0.01 1.0

Off 3000 100.0 1.00 100.0

A %IB %IB

Operation Off / On Base current in A Reference current in % of IBASE Multiplication Factor for reference current Base current,IBase1 without Cooling inpout in % of IBASE Base Current,IBase2, with Cooling input ON in % of IBASE Time constant without cooling input in min, with IBase1 Time constant with cooling input in min, with IBase2 Current Sett, in % of IBase1 for rescaling TC1 by TC1-IHIGH Multiplier in % to TC1 when current is > IHIGH-TC1 Current Set, in % of IBase1 for rescaling TC1 by TC1-ILOW Multiplier in % to TC1 when current is < ILOW-TC1 Current Set, in % of IBase2 for rescaling TC2 by TC2-IHIGH Multiplier in % to TC2 when current is >IHIGH-TC2 Current Set, in % of IBase2 for rescaling TC2 by TC2-ILOW Multiplier in % to TC2 when current is < ILOW-TC2 Steady state operate current level in % of IBasex

IBase2

30.0 - 250.0

1.0

100.0

%IB

Tau1

1.0 - 500.0

1.0

60.0

Min

Tau2

1.0 - 500.0

1.0

60.0

Min

IHighTau1

30.0 - 250.0

1.0

100.0

%IB1

Tau1High

5 - 2000

100

%tC1

ILowTau1

30.0 - 250.0

1.0

100.0

%IB1

Tau1Low

5 - 2000

100

%tC1

IHighTau2

30.0 - 250.0

1.0

100.0

%IB2

Tau2High

5 - 2000

100

%tC2

ILowTau2

30.0 - 250.0

1.0

100.0

%IB2

Tau2Low

5 - 2000

100

%tC2

ITrip

50.0 - 250.0

1.0

110.0

%IBx

329

Thermal overload protection, two time constants (PTTR, 49)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

Alarm1 Alarm2 ResLo ThetaInit Warning

50.0 - 99.0 50.0 - 99.0 10.0 - 95.0 0.0 - 95.0 1.0 - 500.0

1.0 1.0 1.0 1.0 0.1

80.0 90.0 60.0 50.0 30.0

%Itr %Itr %Itr % Min

First alarm level in % of heat content trip value Second alarm level in % of heat content trip value Lockout reset level in % of heat content trip value Initial Heat content, in % of heat content trip value Time setting, below which warning would be set (in min) Length of the pulse for trip signal (in msec).

tPulse

0.01 - 0.30

0.01

0.10

6.6

Technical data
Table 159: Thermal overload protection, two time constants (PTTR, 49)
Function Range or value Accuracy 1.0% of Ir

Base current 1 and 2 Operate time:

(30250)% of Ibase Ip = load current before overload occurs

IEC 602558, class 5 + 200 ms

I Ip t = ln 2 I Ib 2
2

Time constant = (1500) minutes

I = Imeasured Alarm level 1 and 2 Operate current Reset level temperature (5099)% of heat content trip value (50250)% of Ibase (1095)% of heat content trip
2.0% of heat content trip 1.0% of Ir 2.0% of heat content trip

330

Breaker failure protection (RBRF, 50BF)

Chapter 6 Current protection

Breaker failure protection (RBRF, 50BF)

Function block name: BFPxANSI number: 50BF IEC 61850 logical node name: IEC 60617 graphical symbol:

CCRBRF

3I>BF

7.1

Introduction
The circuit breaker failure function ensures fast back-up tripping of surrounding breakers. The breaker failure protection operation can be current based, contact based or adaptive combination between these two principles. A current check with extremely short reset time is used as a check criteria to achieve a high security against unnecessary operation. The breaker failure protection can be single- or three-phase initiated to allow use with single phase tripping applications. For the three-phase version of the breaker failure protection the current criteria can be set to operate only if two out of four e.g. two phases or one phase plus the residual current starts. This gives a higher security to the back-up trip command. The function can be programmed to give a single- or three phase re-trip of the own breaker to avoid unnecessary tripping of surrounding breakers at an incorrect initiation due to mistakes during testing.

7.2

Principle of operation
The breaker failure protection function is initiated from protection trip command, either from protection functions within the protection terminal or from external protection devices. The start signal can be phase selective or general (for all three phases). Phase selective start signals enable single pole re-trip function. This means that a second attempt to open the breaker is done. The re-trip attempt can be made after a set time delay. For transmission lines single pole trip and autoreclosing is often used. The re-trip function can be phase selective if it is initiated from phase selective line protection. The re-trip function can be done with or without current check. With the current check the re-trip is only performed if the current through the circuit breaker is larger than the operate current level. The start signal can be an internal or external protection trip signal. If this start signal gets high at the same time as current is detected through the circuit breaker, the back-up trip timer is started. If the opening of the breaker is successful this is detected by the function, both by detection of low RMS current and by a special adapted algorithm. The special algorithm enables a very fast detection of successful breaker opening, i.e. fast resetting of the current measurement. If the current detection has not detected breaker opening before the back-up timer has run its time a back-up trip is initiated. There is also a possibility to have a second back-up trip output activated after an added settable time after the first back-up trip.

331

Breaker failure protection (RBRF, 50BF)

Chapter 6 Current protection

Further the following possibilities are available: The minimum length of the re-trip pulse, the back-up trip pulse and the back-up trip pulse 2 are settable. The re-trip pulse, the back-up trip pulse and the back-up trip pulse 2 will however sustain as long as there is an indication of closed breaker. In the current detection it is possible to use three different options: 1 out of 3 where it is sufficient to detect failure to open (high current) in one pole, 1 out of 4 where it is sufficient to detect failure to open (high current) in one pole or high residual current and 2 out of 4 where at least two current (phase current and/or residual current) shall be high for breaker failure detection. The current detection for the residual current can be set different from the setting of phase current detection. It is possible to have different re-trip time delays for single phase faults and for multi-phase faults. The back-up trip can be made without current check. It is possible to have this option activated for small load currents only. It is possible to have instantaneous back-up trip function if a signal is high if the circuit breaker is insufficient to clear faults, for example at low gas pressure.

Current AND BLOCK t1 AND t tp TRRETL1

STIL1 AND START STL1 OR

Current & Contact

OR TRRET

OR CBCLDL1 AND Contact L2 L3 AND

en05000832.vsd

Figure 161: Simplified logic scheme of the retrip function

332

Breaker failure protection (RBRF, 50BF)

Chapter 6 Current protection

Figure 162: Simplified logic scheme of the back-up trip function

333

Breaker failure protection (RBRF, 50BF)

Chapter 6 Current protection

Internal logical signals STIL1, STIL2, STIL3 have logical value 1 when current in respective phase has magnitude larger than setting parameter IP>. Internal logical signal STN has logical value 1 when neutral current has magnitude larger than setting parameter IN>.

More than 1 current high AND 1 of 3

t2MPh t tp OR TRBU

1 of 4

OR

t2 t t3 t tp TRBU2

2 of 3 AND CBFLT CBALARM t CBALARM

en06000223.vsd

Figure 163: Simplified logic scheme of the back-up trip function

7.3

Function block
BFP1CCRBRF_50BF I3P BLOCK START STL1 STL2 STL3 CBCLDL1 CBCLDL2 CBCLDL3 CBFLT TRBU TRBU2 TRRET TRRETL1 TRRETL2 TRRETL3 CBALARM

en06000188.vsd

Figure 164: BFP function block

334

Breaker failure protection (RBRF, 50BF)

Chapter 6 Current protection

7.4

Input and output signals

Table 160: Input signals for the CCRBRF_50BF (BFP1-) function block
Signal Description

I3P BLOCK START STL1 STL2 STL3 CBCLDL1 CBCLDL2 CBCLDL3 CBFLT

Current connection Block of function Three phase start of breaker failure protection function Start signal of phase L1 Start signal of phase L2 Start signal of phase L3 Circuit breaker closed in phase L1 Circuit breaker closed in phase L2 Circuit breaker closed in phase L3 CB faulty, unable to trip. Back-up trip instantanously.

Table 161: Output signals for the CCRBRF_50BF (BFP1-) function block
Signal Description

TRBU TRBU2 TRRET TRRETL1 TRRETL2 TRRETL3 CBALARM

Back-up trip by breaker failure protection function Second back-up trip by breaker failure protection function Retrip by breaker failure protection function Retrip by breaker failure protection function phase L1 Retrip by breaker failure protection function phase L2 Retrip by breaker failure protection function phase L3 Alarm for faulty circuit breaker

7.5

Setting parameters
Table 162: Basic parameter group settings for the CCRBRF_50BF (BFP1-) function
Parameter Range Step Default Unit Description

Operation IBase FunctionMode

Off On 1 - 99999 Current Contact Current&Contact 2 out of 4 1 out of 3 1 out of 4 Retrip Off CB Pos Check No CBPos Check

1 -

Off 3000 Current

A -

Operation Off / On Base current Detection principle for back-up trip Back-up trip mode

BuTripMode

1 out of 3

RetripMode

Retrip Off

Operation mode of re-trip logic

335

Breaker failure protection (RBRF, 50BF)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

IP> IN> t1 t2 t2MPh tPulse

5 - 200 2 - 200 0.000 - 60.000 0.000 - 60.000 0.000 - 60.000 0.000 - 60.000

1 1 0.001 0.001 0.001 0.001

10 10 0.000 0.150 0.150 0.200

%IB %IB s s s s

Operate phase current level in % of IBase Operate residual current level in % of IBase Time delay of re-trip Time delay of back-up trip Time delay of back-up trip at multi-phase start Trip pulse duration

Table 163: Advanced parameter group settings for the CCRBRF_50BF (BFP1-) function
Parameter Range Step Default Unit Description

I>BlkCont

5 - 200

20

%IB

Current for blocking of CB contact operation in % of IBase Additional time delay to t2 for a second back-up trip Time delay for CB faulty signal

t3

0.000 - 60.000

0.001

0.030

tCBAlarm

0.000 - 60.000

0.001

5.000

7.6

Technical data
Table 164: Breaker failure protection (RBRF, 50BF)
Function Range or value Accuracy 1.0% of Ir at I Ir 1.0% of I at I > Ir

Operate phase current

(5-200)% of lbase > 95% (2-200)% of lbase > 95%

Reset ratio, phase current Operate residual current

1.0% of Ir at I Ir 1.0% of I at I > Ir

Reset ratio, residual current

1.0% of Ir at I Ir 1.0% of I at I > Ir

Phase current level for blocking of (5-200)% of lbase contact function Reset ratio Timers > 95% (0.000-60.000) s

0.5% 10 ms

Operate time for current detection 10 ms typically Reset time for current detection 15 ms maximum

336

Pole discordance protection (RPLD, 52PD)

Chapter 6 Current protection

Pole discordance protection (RPLD, 52PD)

Function block name: PDx-ANSI number: 50PD IEC 61850 logical node name: IEC 60617 graphical symbol:

CCRPLD

PD

8.1

Introduction
Single pole operated circuit breakers can due to electrical or mechanical failures end up with the different poles in different positions (close-open). This can cause negative and zero sequence currents which gives thermal stress on rotating machines and can cause unwanted operation of zero sequence or negative sequence current functions. Normally the own breaker is tripped to correct the positions. If the situation consists the remote end can be intertripped to clear the unsymmetrical load situation. The pole discordance function operates based on information from auxiliary contacts of the circuit breaker for the three phases with additional criteria from unsymmetrical phase current when required.

8.2

Principle of operation
The detection of pole discordance can be made in two different ways. If the contact based function is used an external logic can be made by connecting the auxiliary contacts of the circuit breaker so that a pole discordance is indicated. This is shown in figure 165

C.B.

poleDiscordance Signal from C.B.

en05000287.vsd

Figure 165: Pole discordance external detection logic

337

Pole discordance protection (RPLD, 52PD)

Chapter 6 Current protection

This single binary signal is connected to a binary input of the IED. The appearance of this signal will start a timer that will give a trip signal after the set delay. There is also a possibility to connect all phase selective auxiliary contacts (phase contact open and phase contact closed) to binary inputs of the IED. This is shown in figure 166

C.B.

poleOneClosed from C.B. poleTwoClosed from C.B. poleThreeClosed from C.B. + poleOneOpened from C.B. poleTwoOpened from C.B. poleThreeOpened from C.B.
en05000288.vsd

Figure 166: Pole discordance signals for internal logic In this case the logic is realized within the function. If the inputs are indicating pole discordance the trip timer is started. This timer will give a trip signal after the set delay. Pole discordance can also be detected by means of phase selective current measurement. The sampled analogue phase currents are pre-processed in a discrete Fourier filter (DFT) block. From the fundamental frequency components of each phase current the RMS value of each phase current is derived. These phase current values are fed to the PD (RPLD) function. The difference between the smallest and the largest phase current is derived. If this difference is larger than a set ratio the trip timer is started. This timer will give a trip signal after the set delay. The current based pole discordance function can be set to be active either continuously or only directly in connection to breaker open or close command. The function also has a binary input that can be configured from the autoreclosing function, so that the pole discordance function can be blocked during sequences with a single pole open if single pole autoreclosing is used. The simplified block diagram of the current and contact based pole discordance function is shown in figure 167.

338

Pole discordance protection (RPLD, 52PD)

Chapter 6 Current protection

BLOCK BLKDBYAR OR

PolPosAuxCont POLE1OPN POLE1CL POLE2OPN POLE2CL POLE3OPN POLE3CL AND

Discordance detection t t 150 ms TRIP

AND OR PD Signal from CB EXTPDIND AND

CLOSECMD OPENCMD OR

t+200 ms

AND Unsymmetry current detection en05000747.vsd

Figure 167: Simplified block diagram of pole discordance function - contact and current based The pole discordance function is blocked if: The terminal is in TEST mode (TEST-ACTIVE is high) and the function has been blocked from the HMI (BlockPD=Yes) The input signal BLOCK is high The input signal BLKDBYAR is high

The BLOCK signal is a general purpose blocking signal of the pole discordance function. It can be connected to a binary input of the terminal in order to receive a block command from external devices or can be software connected to other internal functions of the terminal itself in order to receive a block command from internal functions. Through OR gate it can be connected to both binary inputs and internal function outputs. The BLKDBYAR signal blocks the pole discordance operation when a single phase autoreclosing cycle is in progress. It can be connected to the output signal AR01-1PT1 if the autoreclosing function is integrated in the terminal; if the autoreclosing function is an external device, then BLKDBYAR has to be connected to a binary input of the terminal and this binary input is connected to a signalization 1phase autoreclosing in progress from the external autoreclosing device. If the pole discordance function is enabled, then two different criteria will generate a trip signal TRIP: Pole discordance signalling from the circuit breaker. Unsymmetrical current detection.

339

Pole discordance protection (RPLD, 52PD)

Chapter 6 Current protection

8.2.1

Pole discordance signalling from circuit breaker If one or two poles of the circuit breaker have failed to open or to close (pole discordance status), then the function input EXTPDIND is activated from the pole discordance signal derived from the circuit breaker auxiliary contacts (one NO contact for each phase connected in parallel, and in series with one NC contact for each phase connected in parallel) and, after a settable time interval t (0-60 s), a 150 ms trip pulse command TRIP is generated by the pole discordance function. Unsymmetrical current detection Unsymmetrical current detection is based on checking that: any phase current is lower than CurrUnsymLevel of the highest current in the remaining two phases the highest phase current is greater than CurrRelLevelof the rated current

8.2.2

If these conditions are true, an unsymmetrical condition is detected and the internal signal INPS is turned high. This detection is enabled to generate a trip after a set time delay t (0-60 s) if the detection occurs in the next 200 ms after the circuit breaker has received a command to open trip or close and if the unbalance persists. The 200 ms limitation is for avoiding unwanted operation during unsymmetrical load conditions. The pole discordance function is informed that a trip or close command has been given to the circuit breaker through the inputs CLOSECMD (for closing command information) and OPENCMD (for opening command information). These inputs can be connected to terminal binary inputs if the information are generated from the field (i.e. from auxiliary contacts of the close and open push buttons) or may be software connected to the outputs of other integrated functions (i.e. close command from a control function or a general trip from integrated protections).

8.3

Function block
PD01CCRPLD_52PD I3P BLOCK BLKDBYAR CLOSECMD OPENCMD EXTPDIND POLE1OPN POLE1CL POLE2OPN POLE2CL POLE3OPN POLE3CL TRIP START

en06000275.vsd

Figure 168: PD function block

340

Pole discordance protection (RPLD, 52PD)

Chapter 6 Current protection

8.4

Input and output signals

Table 165: Input signals for the CCRPLD_52PD (PD01-) function block
Signal Description

I3P BLOCK BLKDBYAR CLOSECMD OPENCMD EXTPDIND POLE1OPN POLE1CL POLE2OPN POLE2CL POLE3OPN POLE3CL

Group signal for current input Block of function Block of function at CB single phase auto re-closing cycle Close order to CB Open order to CB Pole discordance signal from CB logic Pole one opened indication from CB Pole one closed indication from CB Pole two opened indication from CB Pole two closed indication from CB Pole three opened indication from CB Pole three closed indication from CB

Table 166: Output signals for the CCRPLD_52PD (PD01-) function block
Signal Description

TRIP START

Trip signal to CB Trip condition TRUE, waiting for time delay

8.5

Setting parameters
Table 167: Basic parameter group settings for the CCRPLD_52PD (PD01-) function
Parameter Range Step Default Unit Description

Operation IBase

Off On 1 - 99999

Off 3000

Operation Off / On Base current

341

Pole discordance protection (RPLD, 52PD)

Chapter 6 Current protection

Parameter

Range

Step

Default

Unit

Description

tTrip ContSel

0.000 - 60.000

0.001

0.300 Off

s -

Time delay between trip condition and trip signal Contact function selection Current function selection

Off PD signal from CB Pole pos aux cont. Off CB oper monitor Continuous monitor 0 - 100 -

CurrSel

Off

CurrUnsymLevel

80

Unsym magn of lowest phase current compared to the highest. Current magnitude for release of the function in % of IBase

CurrRelLevel

0 - 100

10

%IB

8.6

Technical data
Table 168: Pole discordance protection (RPLD, 52PD)
Function Range or value Accuracy 1.0% of Ir 0.5% 10 ms

Operate current Time delay

(0100)% of Ibase (0.000-60.000) s

342

Directional underpower protection (PDUP, 32)

Chapter 6 Current protection

Directional underpower protection (PDUP, 32)

Function block name: ANSI number: 32 IEC 61850 logical node name: IEC 60617 graphical symbol:

P><

9.1

Introduction
The task of a generator in a power plant is to convert mechanical energy available as a torque on a rotating shaft to electric energy. Sometimes, the mechanical power from a prime mover may decrease so much that it does not cover bearing losses and ventilation losses. Then, the synchronous generator becomes a synchronous motor and starts to take electric power from the rest of the power system. This operating state, where individual synchronous machines operate as motors, implies no risk for the machine itself. If the generator under consideration is very large and if it consumes lots of electric power, it may be desirable to disconnect it to ease the task for the rest of the power system. Often, the motoring condition may imply that the turbine is in a very dangerous state. The task of the reverse power protection is to protect the turbine and not to protect the generator itself. Figure 169 illustrates the reverse power protection with underpower relay and with overpower relay. The underpower relay gives a higher margin and should provide better dependability. On the other hand, the risk for unwanted operation immediately after synchronization may be higher. One should set the underpower relay to trip if the active power from the generator is less than about 2%. One should set the overpower relay to trip if the power flow from the network to the generator is higher than 1% depending on the type of turbine.

Underpower Relay Q

Overpower Relay Q

Operate Line Margin

Operate Line Margin

Operating point without turbine torque

Operating point without turbine torque

en06000315.vsd

Figure 169: Protection with underpower relay and overpower relay

343

Directional underpower protection (PDUP, 32)

Chapter 6 Current protection

9.2

Principle of operation
A simplified scheme showing the principle of the power protection function is shown in figure 170. The function has two stages with individual settings.

Chosen current phasors Complex power calculation

P Derivation of S(composant) in Char angle S(angle) S(angle) < Power1 t Trip1 Start1

Chosen voltage phasors

S(angle) < Power2

Trip2 Start2

P = POWRE Q = POWIM

en06000438.vsd

Figure 170: Simplified logic diagram of the power protection function The function will use voltage and current phasors calculated in the pre-processing blocks. The apparent complex power is calculated according to chosen formula as shown in table 169.

344

Directional underpower protection (PDUP, 32)

Chapter 6 Current protection

Table 169: Complex power calculation

Set value: measureMode Formula used for complex power calculation

L1, L2, L3

S = U L1 I L1* + U L 2 I L 2* + U L 3 I L 3*
S = U L1L 2 I L1* U L 2 L 3 I L 3*

Arone

PosSeq

S = 3 U PosSeq I PosSeq*

L1L2

S = U L1L 2 ( I L1* I L 2* )

L2L3

S = U L 2 L 3 ( I L 2* I L 3* )

L3L1

S = U L 3 L1 ( I L 3* I L1* )

L1

S = 3 U L1 I L1*

L2

S = 3 U L 2 I L 2*

L3

S = 3 U L 3 I L 3*

NegSeq

S = 3 U NegSeq I NegSeq *

The active and reactive power is available from the function and can be used for monitoring and fault recording. The component of the complex power S = P + jQ in the direction Angle1(2) is calculated. If this angle is 0 the active power component P is calculated. If this angle is 90 the reactive power component Q is calculated. The calculated power component is compared to the power pick up setting Power1(2). A start signal START1(2) is activated if the calculated power component is smaller than the pick up value. After a set time delay TripDelay1(2) a trip TRIP1(2) signal is activated if the start signal is still active. At activation of any of the two stages a common signal START will be activated. At trip from any of the two stages also a common signal TRIP will be activated.

345

Directional underpower protection (PDUP, 32)

Chapter 6 Current protection

To avoid instability there is a settable hysteresis in the power function. The absolute hysteresis of the stage1(2) is Hysteresis1(2) = abs (Power1(2) + drop-power1(2)). For generator low forward power protection the power setting is very low, normally down to 0.02 pu of rated generator power. The hysteresis should therefore be set to a smaller value. The drop-power value of stage1 can be calculated with the Power1(2), Hysteresis1(2): drop-power1(2) = Power1(2) + Hysteresis1(2) For small power1 values the hysteresis1 may not be too big, because the drop-power1(2) would be too small. In such cases, the hysteresis1 greater than (0.5 * Power1(2)) is corrected to the minimal value. If the measured power drops under the drop-power1(2) value the function will reset after a set time DropDelay1(2). The reset means that the start signal will drop out ant that the timer of the stage will reset. 9.2.1 Low pass filtering In order to minimize the influence of the noise signal on the measurement it is possible to introduce the recursive, low pass filtering of the measured values for S (P, Q). This will make slower measurement response to the step changes in the measured quantity. Filtering is performed in accordance with the following recursive formula:

S = k SOld + (1 k ) SCalculated
(Equation 63)

Where S Sold SCalculated k is a new measured value to be used for the protection function is the measured value given from the function in previous execution cycle is the new calculated value in the present execution cycle is settable parameter by the end user which influence the filter properties

Default value for parameter k is 0.00. With this value the new calculated value is immediately given out without any filtering (i.e. without any additional delay). When k is set to value bigger than 0, the filtering is enabled. A typical value for k = 0.14. 9.2.2 Calibration of analog inputs Measured currents and voltages used in the Power function can be calibrated to get class 0.5 measuring accuracy. This is achieved by amplitude and angle compensation at 5, 30 and 100% of rated current and voltage. The compensation below 5% and above 100% is constant and linear in between, see example in figure 171.

346

Directional underpower protection (PDUP, 32)

Chapter 6 Current protection

% of Ir -10 IAmpComp5 IAmpComp30 IAmpComp100

Amplitude compensation

Measured current 5 30 0-5%: Constant 5-30-100%: Linear >100%: Constant 100 % of Ir

-10

Degrees -10 IAngComp30 IAngComp5 IAngComp100

Angle compensation

Measured current 5 -10 30 100 % of Ir

en05000652.vsd

Figure 171: Calibration curves The first current and voltage phase in the group signals will be used as reference and the amplitude and angle compensation will be used for related input signals. Analog outputs from the function can be used for service values or in the disturbance report. The active power is provided as a MW value: P, or in percent of base power: PPERCENT. The reactive power is provided as a Mvar value: Q, or in percent of base power: QPERCENT.

347

Directional underpower protection (PDUP, 32)

Chapter 6 Current protection

9.3

Function block
GUP1GUPPDUP_37 I3P U3P BLOCK BLOCK1 BLOCK2 TRIP TRIP1 TRIP2 START START1 START2 P PPERCENT Q QPERCENT en07000027.vsd

Figure 172: GUP function block

9.4

Input and output signals

Table 170: Input signals for the GUPPDUP_37 (GUP1-) function block
Signal Description

I3P U3P BLOCK BLOCK1 BLOCK2

Current group connection Voltage group connection Block of function Block of stage 1 Block of stage 2

Table 171: Output signals for the GUPPDUP_37 (GUP1-) function block
Signal Description

TRIP TRIP1 TRIP2 START START1 START2 P PPERCENT Q QPERCENT

Common trip signal Trip of stage 1 Trip of stage 2 Common start Start of stage 1 Start of stage 2 Active Power in MW Active power in % of SBASE Reactive power in Mvar Reactive power in % of SBASE

348

Directional underpower protection (PDUP, 32)

Chapter 6 Current protection

9.5

Setting parameters
Table 172: Basic general settings for the GUPPDUP_37 (GUP1-) function
Parameter Range Step Default Unit Description

IBase UBase Mode

1 - 99999 0.05 - 2000.00 L1, L2, L3 Arone Pos Seq L1L2 L2L3 L3L1 L1 L2 L3

1 0.05 -

3000 400.00 Pos Seq

A kV -

Current-Reference (primary current A) Voltage-Reference (primary voltage kV) Selection of measured current and voltage

Table 173: Basic parameter group settings for the GUPPDUP_37 (GUP1-) function
Parameter Range Step Default Unit Description

Operation OpMode1 Power1 Angle1 TripDelay1 DropDelay1 OpMode2 Power2 Angle2 TripDelay2 DropDelay2

Off On Off UnderPower 0.0 - 500.0 -180.0 - 180.0 0.010 - 6000.000 0.010 - 6000.000 Off UnderPower 0.0 - 500.0 -180.0 - 180.0 0.010 - 6000.000 0.010 - 6000.000

0.1 0.1 0.001 0.001 0.1 0.1 0.001 0.001

Off UnderPower 1.0 0.0 1.000 0.060 UnderPower 1.0 0.0 1.000 0.060

%SB Deg s s %SB Deg s s

Operation Off / On Operation mode 1 Power setting for stage 1 in % of Sbase Angle for stage 1 Trip delay for stage 1 Drop delay for stage 1 Operation mode 2 Power setting for stage 2 in % of Sbase Angle for stage 2 Trip delay for stage 2 Drop delay for stage 2

349

Directional underpower protection (PDUP, 32)

Chapter 6 Current protection

Table 174: Advanced parameter group settings for the GUPPDUP_37 (GUP1-) function
Parameter TD Range 0.00 - 0.99 Step 0.01 Default 0.00 Unit Description Low pass filter coefficient for power measurement, P and Q Absolute hysteresis of stage 1 Absolute hysteresis of stage 2 Magnitude factor to calibrate current at 5% of In Magnitude factor to calibrate current at 30% of In Magnitude factor to calibrate current at 100% of In Magnitude factor to calibrate voltage at 5% of Vn Magnitude factor to calibrate voltage at 30% of Vn Magnitude factor to calibrate voltage at 100% of Vn Angle calibration for current at 5% of In Angle calibration for current at 30% of In Angle calibration for current at 100% of In

Hysteresis1 Hysteresis2 IMagComp5 IMagComp30 IMagComp100

0.2 - 5.0 0.2 - 5.0 -10.000 - 10.000 -10.000 - 10.000 -10.000 - 10.000

0.1 0.1 0.001 0.001 0.001

0.5 0.5 0.000 0.000 0.000

pu pu % % %

VMagComp5 VMagComp30

-10.000 - 10.000 -10.000 - 10.000

0.001 0.001

0.000 0.000

% %

VMagComp100

-10.000 - 10.000

0.001

0.000

IAngComp5 IAngComp30 IAngComp100

-10.000 - 10.000 -10.000 - 10.000 -10.000 - 10.000

0.001 0.001 0.001

0.000 0.000 0.000

Deg Deg Deg

9.6

Technical data
Table 175: Directional underpower protection (PDUP)
Function Power level Range or value (0.0500.0)% of Sbase At low setting: (0.5-2.0)% of Sbase (2.0-10)% of Sbase Characteristic angle Timers (-180.0180.0) degrees (0.00-6000.00) s < 50% of set value < 20% of set value 2 degrees 0.5% 10 ms Accuracy 1.0% of Sr at S < Sr 1.0% of S at S > Sr

350

Directional overpower protection (PDOP, 32)

Chapter 6 Current protection

10

Directional overpower protection (PDOP, 32)

Function block name: GOPx ANSI number: 32 IEC 61850 logical node name: IEC 60617 graphical symbol:

P><

GOPPDOP

10.1

Introduction
The task of a generator in a power plant is to convert mechanical energy available as a torque on a rotating shaft to electric energy. Sometimes, the mechanical power from a prime mover may decrease so much that it does not cover bearing losses and ventilation losses. Then, the synchronous generator becomes a synchronous motor and starts to take electric power from the rest of the power system. This operating state, where individual synchronous machines operate as motors, implies no risk for the machine itself. If the generator under consideration is very large and if it consumes lots of electric power, it may be desirable to disconnect it to ease the task for the rest of the power system. Often, the motoring condition may imply that the turbine is in a very dangerous state. The task of the reverse power protection is to protect the turbine and not to protect the generator itself. Figure 173 illustrates the reverse power protection with underpower relay and with overpower relay. The underpower relay gives a higher margin and should provide better dependability. On the other hand, the risk for unwanted operation immediately after synchronization may be higher. One should set the underpower relay to trip if the active power from the generator is less than about 2%. One should set the overpower relay to trip if the power flow from the network to the generator is higher than 1%.

Underpower Relay Q

Overpower Relay Q

Operate Line Margin

Operate Line Margin

Operating point without turbine torque

Operating point without turbine torque

en06000315.vsd

Figure 173: Reverse power protection with underpower relay and overpower relay

351

Directional overpower protection (PDOP, 32)

Chapter 6 Current protection

10.2

Principle of operation
A simplified scheme showing the principle of the power protection function is shown in figure 174. The function has two stages with individual settings.

Chosen current phasors Complex power calculation

P Derivation of S(composant) in Char angle S(angle) S(angle) > Power1 t Trip1 Start1

Chosen voltage phasors

S(angle) > Power2

Trip2 Start2

P = POWRE Q = POWIM

en06000567.vsd

Figure 174: Simplified logic diagram of the power protection function The function will use voltage and current phasors calculated in the pre-processing blocks. The apparent complex power is calculated according to chosen formula as shown in table 176.

352

Directional overpower protection (PDOP, 32)

Chapter 6 Current protection

Table 176: Complex power calculation

Set value: measureMode Formula used for complex power calculation

L1, L2, L3

S = U L1 I L1* + U L 2 I L 2* + U L 3 I L 3* S = U L1L 2 I L1* U L 2 L 3 I L 3*

Arone

PosSeq

S = 3 U PosSeq I PosSeq*

L1L2

S = U L1L 2 ( I L1* I L 2* )

L2L3

S = U L 2 L 3 ( I L 2* I L 3* )

L3L1

S = U L 3 L1 ( I L 3* I L1* )

L1

S = 3 U L1 I L1*

L2

S = 3 U L 2 I L 2* S = 3 U L 3 I L 3*

L3

The active and reactive power is available from the function and can be used for monitoring and fault recording. The component of the complex power S = P + jQ in the direction Angle1(2) is calculated. If this angle is 0 the active power component P is calculated. If this angle is 90 the reactive power component Q is calculated. The calculated power component is compared to the power pick up setting Power1(2). A start signal START1(2) is activated if the calculated power component is larger than the pick up value. After a set time delay TripDelay1(2) a trip TRIP1(2) signal is activated if the start signal is still active. At activation of any of the two stages a common signal START will be activated. At trip from any of the two stages also a common signal TRIP will be activated. To avoid instability there is a settable hysteresis in the power function. The absolute hysteresis of the stage1(2) is Hysteresis1(2) = abs (Power1(2) drop-power1(2)). For generator reverse power protection the power setting is very low, normally down to 0.02 pu of rated generator

353

Directional overpower protection (PDOP, 32)

Chapter 6 Current protection

power. The hysteresis should therefore be set to a smaller value. The drop-power value of stage1 can be calculated with the Power1(2), Hysteresis1(2): drop-power1(2) = Power1(2) Hysteresis1(2) For small power1 values the hysteresis1 may not be too big, because the drop-power1(2) would be too small. In such cases, the hysteresis1 greater than (0.5 * Power1(2)) is corrected to the minimal value. If the measured power drops under the drop-power1(2) value the function will reset after a set time DropDelay1(2). The reset means that the start signal will drop out ant that the timer of the stage will reset. 10.2.1 Low pass filtering In order to minimize the influence of the noise signal on the measurement it is possible to introduce the recursive, low pass filtering of the measured values for S (P, Q). This will make slower measurement response to the step changes in the measured quantity. Filtering is performed in accordance with the following recursive formula:

S = k SOld + (1 k ) SCalculated
(Equation 64)

Where S Sold SCalculated

is a new measured value to be used for the protection function is the measured value given from the function in previous execution cycle is the new calculated value in the present execution cycle is settable parameter by the end user which influence the filter properties

Default value for parameter k is 0.00. With this value the new calculated value is immediately given out without any filtering (i.e. without any additional delay). When k is set to value bigger than 0, the filtering is enabled. A typical value for k = 0.14. 10.2.2 Calibration of analog inputs Measured currents and voltages used in the Power function can be calibrated to get class 0.5 measuring accuracy. This is achieved by amplitude and angle compensation at 5, 30 and 100% of rated current and voltage. The compensation below 5% and above 100% is constant and linear in between, see example in figure 175.

354

Directional overpower protection (PDOP, 32)

Chapter 6 Current protection

% of Ir -10 IAmpComp5 IAmpComp30 IAmpComp100

Amplitude compensation

Measured current 5 30 0-5%: Constant 5-30-100%: Linear >100%: Constant 100 % of Ir

-10

Degrees -10 IAngComp30 IAngComp5 IAngComp100

Angle compensation

Measured current 5 -10 30 100 % of Ir

en05000652.vsd

Figure 175: Calibration curves The first current and voltage phase in the group signals will be used as reference and the amplitude and angle compensation will be used for related input signals. Analog outputs from the function can be used for service values or in the disturbance report. The active power is provided as a MW value: P, or in percent of base power: PPERCENT. The reactive power is provided as a Mvar value: Q, or in percent of base power: QPERCENT.

355

Directional overpower protection (PDOP, 32)

Chapter 6 Current protection

10.3

Function block
GOP1GOPPDOP_32 I3P U3P BLOCK BLOCK1 BLOCK2 TRIP TRIP1 TRIP2 START START1 START2 P PPERCENT Q QPERCENT en07000028.vsd

Figure 176: GOP function block

10.4

Input and output signals

Table 177: Input signals for the GOPPDOP_32 (GOP1-) function block
Signal Description

I3P U3P BLOCK BLOCK1 BLOCK2

Current group connection Voltage group connection Block of function Block of stage 1 Block of stage 2

Table 178: Output signals for the GOPPDOP_32 (GOP1-) function block
Signal Description

TRIP TRIP1 TRIP2 START START1 START2 P PPERCENT Q QPERCENT

Common trip signal Trip of stage 1 Trip of stage 2 Common start Start of stage 1 Start of stage 2 Active Power in MW Active power in % of SBASE Reactive power in Mvar Reactive power in % of SBASE

356

Directional overpower protection (PDOP, 32)

Chapter 6 Current protection

10.5

Setting parameters
Table 179: Basic general settings for the GOPPDOP_32 (GOP1-) function
Parameter Range Step Default Unit Description

IBase UBase Mode

1 - 99999 0.05 - 2000.00 L1, L2, L3 Arone Pos Seq L1L2 L2L3 L3L1 L1 L2 L3

1 0.05 -

3000 400.00 Pos Seq

A kV -

Current-Reference (primary current A) Voltage-Reference (primary voltage kV) Selection of measured current and voltage

Table 180: Basic parameter group settings for the GOPPDOP_32 (GOP1-) function
Parameter Range Step Default Unit Description

Operation OpMode1 Power1 Angle1 TripDelay1 DropDelay1 OpMode2 Power2 Angle2 TripDelay2 DropDelay2

Off On Off OverPower 0.0 - 500.0 -180.0 - 180.0 0.010 - 6000.000 0.010 - 6000.000 Off OverPower 0.0 - 500.0 -180.0 - 180.0 0.010 - 6000.000 0.010 - 6000.000

0.1 0.1 0.001 0.001 0.1 0.1 0.001 0.001

Off OverPower 120.0 0.0 1.000 0.060 OverPower 120.0 0.0 1.000 0.060

%SB Deg s s %SB Deg s s

Operation Off / On Operation mode 1 Power setting for stage 1 in % of Sbase Angle for stage 1 Trip delay for stage 1 Drop delay for stage 1 Operation mode 2 Power setting for stage 2 in % of Sbase Angle for stage 2 Trip delay for stage 2 Drop delay for stage 2

357

Directional overpower protection (PDOP, 32)

Chapter 6 Current protection

Table 181: Advanced parameter group settings for the GOPPDOP_32 (GOP1-) function
Parameter k Range 0.00 - 0.99 Step 0.01 Default 0.00 Unit Description Low pass filter coefficient for power measurement, P and Q Absolute hysteresis of stage 1 in % of Sbase Absolute hysteresis of stage 2 in % of Sbase Magnitude factor to calibrate current at 5% of In Magnitude factor to calibrate current at 30% of In Magnitude factor to calibrate current at 100% of In Magnitude factor to calibrate voltage at 5% of Vn Magnitude factor to calibrate voltage at 30% of Vn Magnitude factor to calibrate voltage at 100% of Vn Angle calibration for current at 5% of In Angle calibration for current at 30% of In Angle calibration for current at 100% of In

Hysteresis1 Hysteresis2 IMagComp5 IMagComp30 IMagComp100

0.2 - 5.0 0.2 - 5.0 -10.000 - 10.000 -10.000 - 10.000 -10.000 - 10.000

0.1 0.1 0.001 0.001 0.001

0.5 0.5 0.000 0.000 0.000

pu pu % % %

VMagComp5 VMagComp30

-10.000 - 10.000 -10.000 - 10.000

0.001 0.001

0.000 0.000

% %

VMagComp100

-10.000 - 10.000

0.001

0.000

IAngComp5 IAngComp30 IAngComp100

-10.000 - 10.000 -10.000 - 10.000 -10.000 - 10.000

0.001 0.001 0.001

0.000 0.000 0.000

Deg Deg Deg

10.6

Technical data
Table 182: Directional overpower protection (PDOP)
Function Power level Range or value (0.0500.0)% of Sbase At low setting: (0.5-2.0)% of Sbase (2.0-10)% of Sbase Characteristic angle Timers (-180.0180.0) degrees (0.00-6000.00) s < 50% of set value < 20% of set value 2 degrees 0.5% 10 ms Accuracy 1.0% of Sr at S < Sr 1.0% of S at S > Sr

358

Broken conductor check (PTOC, 46)

Chapter 6 Current protection

11

Broken conductor check (PTOC, 46)

Function block name: BRC ANSI number: 46 IEC 61850 logical node name: IEC 60617 graphical symbol:

BRCPTOC

11.1

Introduction
Conventional protection functions can not detect the broken conductor condition. The broken conductor monitoring function (BRC), consisting of continuous current unsymmetry check on the line where the terminal is connected will give alarm or trip at detecting broken conductors.

11.2

Principle of operation
The BRCPTOC function detects a broken conductor condition by detecting the unsymmetry between currents in the three phases. The current-measuring elements continuously measure the three-phase currents. The current unsymmetry signal output START is set on if : The difference in currents between the phase with the lowest current and the phase with the highest current is greater than set percentage Iub> of the highest phase current The highest phase current is greater than the minimum setting value IP>. The lowest phase current is below 50% of the minimum setting value IP>

The third condition is included to avoid problems in systems involving parallel lines. If a conductor breaks in one phase on one line the parallel line will experience an increase in current in the same phase. This might result in the first two conditions being satisfied. If the unsymmetrical detection lasts for a period longer than the set time tOper the TRIP output is activated. The simplified logic diagram of the broken conductor check function is shown in figure 177 The function is disabled (blocked) if: The IED is in TEST status and the function has been blocked from the HMI test menu (BlockBRC=Yes). The input signal BLOCK is high.

The BLOCK input can be connected to a binary input of the terminal in order to receive a block command from external devices or can be software connected to other internal functions of the terminal itself in order to receive a block command from internal functions. The output trip signal TRIP is a three phase trip. It can be used to command a trip to the circuit breaker or for alarm purpose only.

359

Broken conductor check (PTOC, 46)

Chapter 6 Current protection

TEST TEST-ACTIVE & BlockBRC = Yes BRC--START BRC--BLOCK Unsymmetrical Current Detection STI IL1<50%IP> IL2<50%IP> IL3<50%IP>
en07000122.vsd

>1

Function Enable & t t

BRC--TRIP

Figure 177: Simplified logic diagram for broken conductor check function.

11.3

Function block
BRC1BRCPTOC_46 I3P BLOCK BLKTR TRIP START

en07000034.vsd

Figure 178: BRC function block

11.4

Input and output signals

Table 183: Input signals for the BRCPTOC_46 (BRC1-) function block
Signal Description

I3P BLOCK BLKTR

Group signal for current input Block of function Blocks the operate output

360

Broken conductor check (PTOC, 46)

Chapter 6 Current protection

Table 184: Output signals for the BRCPTOC_46 (BRC1-) function block
Signal Description

TRIP START

Operate signal of the protection logic Start signal of the protection logic

11.5

Setting parameters
Table 185: Basic parameter group settings for the BRCPTOC_46 (BRC1-) function
Parameter Range Step Default Unit Description

Operation IBase Iub>

Off On 0 - 99999 50 - 90

1 1

Off 3000 50

A %IM

Operation Off / On IBase Unbalance current operation value in percent of max current Minimum phase current for operation of Iub> in % of Ibase Operate time delay

IP>

5 - 100

20

%IB

tOper

0.000 - 60.000

0.001

5.000

Table 186: Advanced parameter group settings for the BRCPTOC_46 (BRC1-) function
Parameter Range Step Default Unit Description

tReset

0.010 - 60.000

0.001

0.100

Time delay in reset

11.6

Technical data
Table 187: Broken conductor check (PTOC, 46)
Function Range or value Accuracy 0.1% of Ir 0.1% of Ir 0.5% 10 ms

Minimum phase current for opera- (5100)% of Ibase tion Unbalance current operation Timers (0100)% of maximum current (0.00-6000.00) s

361

Broken conductor check (PTOC, 46)

Chapter 6 Current protection

362

About this chapter

Chapter 7 Voltage protection

Chapter 7 Voltage protection

About this chapter This chapter describes voltage related protection functions. The way the functions work, their setting parameters, function blocks, input and output signals and technical data are included for each function.

363

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

Two step undervoltage protection (PTUV, 27)

Function block name: TUVxANSI number: 27 IEC 61850 logical node name: IEC 60617 graphical symbol:

UV2PTUV

3U<

1.1

Introduction
Undervoltages can occur in the power system during faults or abnormal conditions. The function can be used to open circuit breakers to prepare for system restoration at power outages or as long-time delayed back-up to primary protection. The function has two voltage steps, each with inverse or definite time delay.

1.2

Principle of operation
The two-step undervoltage protection function (TUV) is used to detect low power system voltage. The function has two voltage measuring steps with separate time delays. If one, two or three phase voltages decrease below the set value, a corresponding start signal is issued. TUV can be set to start/trip based on "one out of three", "two out of three", or "three out of three" of the measured voltages, being below the set point. If the voltage remains below the set value for a time period corresponding to the chosen time delay, the corresponding trip signal is issued. To avoid an unwanted trip due to disconnection of the related high voltage equipment, a voltage controlled blocking of the function is available, i.e. if the voltage is lower than the set blocking level the function is blocked and no start or trip signal is issued. The time delay characteristic is individually chosen for each step and can be either definite time delay or inverse time delay. The undervoltage protection function can be set to measure phase to earth fundamental value, phase to phase fundamental value, phase to earth RMS value or phase to phase RMS value. The choise of the measuring is done by the parameter ConnType in PST or LHMI under Generall Settings/Voltage protection. The voltage related settings are made in percent of base voltage which is set i kV phase-phase voltage This means operation for phase to earth voltage under:

U < (%) UBase( kV ) 3

(Equation 65)

and operation for phase to phase voltage under:

U < (%) UBase(kV)

(Equation 66)

364

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

1.2.1

Measurement principle All the three phase to earth voltages are measured continuously, and compared with the set values, U1< and U2<. The parameters OpMode1 and OpMode2 influence the requirements to activate the start outputs. Either "1 out of 3", "2 out of 3" or "3 out of 3" phases have to be lower than the corresponding set point to issue the corresponding start signal. To avoid oscillations of the output start signal, a hysteresis has been included.

1.2.2

Time delay The time delay for the two steps can be either definite time delay (DT) or inverse time delay (IDMT). For the inverse time delay three different modes are available; inverse curve A, inverse curve B, and a programmable inverse curve. The type A curve is described as:

t=

k U < U U<
(Equation 67)

The type B curve is described as:

t=

k 480 U < U 0.5 32 U<

2.0

+ 0.055

(Equation 68)

The programmable curve can be created as:

kA +D t= p U < U C B U<
(Equation 69)

When the denominator in the expression is equal to zero the time delay will be infinity. There will be an undesired discontinuity. Therefore a tuning parameter CrvSatn is set to compensate for this phenomenon. In the voltage interval U< down to U< *(1.0 CrvSatn/100) the used voltage will be: U< *(1.0 CrvSatn/100). If the programmable curve is used this parameter must be calculated so that:

365

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

CrvSatn C > 0 100

(Equation 70)

The lowest voltage is always used for the inverse time delay integration. The details of the different inverse time characteristics are shown in section 3 "Inverse characteristics". Trip signal issuing requires that the undervoltage condition continues for at least the user set time delay. This time delay is set by the parameter t1 and t2 for definite time mode (DT) and by some special voltage level dependent time curves for the inverse time mode (IDMT). If the start condition, with respect to the measured voltage ceases during the delay time, and is not fulfilled again within a user defined reset time (tReset1 and tReset2 for the definite time and tIReset1 and tIReset2pickup for the inverse time) the corresponding start output is reset. Here it should be noted that after leaving the hysteresis area, the start condition must be fulfilled again and it is not sufficient for the signal to only return back to the hysteresis area. Note that for the undervoltage function the IDMT reset time is constant and does not depend on the voltage fluctuations during the drop-off period. However, there are three ways to reset the timer, either the timer is reset instantaneously, or the timer value is frozen during the reset time, or the timer value is linearly decreased during the reset time. See figure 179 and figure 180.

366

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

Voltage

tReset 1 START Hysteresis TRIP

tReset 1 Measured Voltage

U1<

Time START TRIP

t1

Time Integrator t1

Froozen Timer

Instantaneous Linear Decrease Reset en05000010.vsd Figure 179: Voltage profile not causing a reset of the start signal for step 1, and definite time delay

Time

367

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

Voltage START

tReset1 tReset1 START Hysteresis TRIP Measured Voltage

U1<

Time START t1

TRIP

Time Integrator t1

Froozen Timer

Time Instantaneous Reset Linear Decrease en05000011.vsd

Figure 180: Voltage profile causing a reset of the start signal for step 1, and definite time delay 1.2.3 Blocking The undervoltage function can be partially or totally blocked, by binary input signals or by parameter settings, where:

368

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

BLOCK: BLKTR1: BLKST1: BLKTR2: BLKST2:

blocks all outputs blocks all trip outputs of step 1 blocks all start and trip outputs related to step 1 blocks all trip outputs of step 2 blocks all start and trip outputs related to step 2

If the measured voltage level decreases below the setting of IntBlkStVal1, either the trip output of step 1, or both the trip and the start outputs of step 1, are blocked. The characteristic of the blocking is set by the IntBlkSel1 parameter. This internal blocking can also be set to "off" resulting in no voltage based blocking. Corresponding settings and functionality are valid also for step 2. In case of disconnection of the high voltage component the measured voltage will get very low. The event will start both the under voltage function and the blocking function, as seen in figure 181. The delay of the blocking function must be set less than the time delay of under voltage function.

369

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

Disconnection

Normal voltage U1< U2<

tBlkUV1 < t1,t1Min IntBlkStVal1 IntBlkStVal2 Time Block step 1 Block step 2
en05000466.vsd

tBlkUV2 < t2,t2Min

Figure 181: Blocking function. 1.2.4 Design The voltage measuring elements continuously measure the three phase-to-neutral voltages or the three phase to phase voltages. Recursive Fourier filters or RMS filters based on one fundamental cycle filter the input voltage signals. The voltages are individually compared to the set value, and the lowest voltage is used for the inverse time characteristic integration. A special logic is included to achieve the "1 out of 3", "2 out of 3" and "3 out of 3" criteria to fulfill the start condition. The design of the TimeUnderVoltage function is schematically described in figure 182.

370

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

UL1

Comparator UL1 < U1< Comparator UL2 < U1< Comparator UL3 < U1<

ST1L1 Voltage Phase Selector OpMode1 1 out of 3 2 out of 3 3 out of 3

Phase 1

ST1L2
Phase 2

UL2

ST1L3
Phase 3

UL3

START Time integrator t1 tReset1 ResetTypeCrv1

Start & Trip Output Logic Step 1

OR

ST1 TR1L1 TR1L2

MinVoltSelect or

TRIP TR1L3 TR1

OR

Comparator UL1 < U2< Comparator UL2 < U2< Comparator UL3 < U2<

ST2L1 Voltage Phase Selector OpMode2 1 out of 3 2 outof 3 3 out of 3

Phase 1

ST2L2
Phase 2

ST2L3
Phase 3

START Time integrator t2 tReset2 ResetTypeCrv2

Start & Trip Output Logic Step 2

OR

ST2 TR2L1 TR2L2

MinVoltSelect or

TRIP
TR2L3

OR

TR2 OR START

OR

TRIP

en05000012.vsd

Figure 182: Schematic design of the TUV function

371

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

1.3

Function block
TUV1UV2PTUV_27 U3P BLOCK BLKTR1 BLKST1 BLKTR2 BLKST2 TRIP TR1 TR1L1 TR1L2 TR1L3 TR2 TR2L1 TR2L2 TR2L3 START ST1 ST1L1 ST1L2 ST1L3 ST2 ST2L1 ST2L2 ST2L3 en06000276.vsd

Figure 183: TUV function block

1.4

Input and output signals

Table 188: Input signals for the UV2PTUV_27 (TUV1-) function block
Signal Description

U3P BLOCK BLKTR1 BLKST1 BLKTR2 BLKST2

Three phase voltages Block of function Block of operate signal, step 1 Block of step 1 Block of operate signal, step 2 Block of step 2

Table 189: Output signals for the UV2PTUV_27 (TUV1-) function block
Signal Description

TRIP TR1 TR1L1 TR1L2 TR1L3 TR2 TR2L1 TR2L2 TR2L3 START

Trip Common trip signal from step1 Trip signal from step1 phase L1 Trip signal from step1 phase L2 Trip signal from step1 phase L3 Common trip signal from step2 Trip signal from step2 phase L1 Trip signal from step2 phase L2 Trip signal from step2 phase L3 General start signal

372

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

Signal

Description

ST1 ST1L1 ST1L2 ST1L3 ST2 ST2L1 ST2L2 ST2L3

Common start signal from step1 Start signal from step1 phase L1 Start signal from step1 phase L2 Start signal from step1 phase L3 Common start signal from step2 Start signal from step2 phase L1 Start signal from step2 phase L2 Start signal from step2 phase L3

1.5

Setting parameters
Table 190: Basic general settings for the UV2PTUV_27 (TUV1-) function
Parameter Range Step Default Unit Description

ConnType

PhG DFT PhPh RMS PhG RMS PhG DFT

PhG DFT

Group selector for connection type

Table 191: Basic parameter group settings for the UV2PTUV_27 (TUV1-) function
Parameter Range Step Default Unit Description

Operation UBase OperationStep1 Characterist1

Off On 0.05 - 2000.00 Off On Definite time Inverse curve A Inverse curve B Prog. inv. curve 1 out of 3 2 out of 3 3 out of 3 1 - 100

0.05 -

Off 400.00 On Definite time

kV -

Operation Off / On Base voltage Enable execution of step 1 Selection of time delay curve type for step 1

OpMode1

1 out of 3

Number of phases required for op (1 of 3, 2 of 3, 3 of 3) from step 1 Voltage setting/start val (DT & IDMT) in % of UBase, step 1 Definitive time delay of step 1 Minimum operate time for inverse curves for step 1 Time multiplier for the inverse time delay for step 1

U1<

70

%UB

t1 t1Min k1

0.00 - 6000.00 0.000 - 60.000 0.05 - 1.10

0.01 0.001 0.01

5.00 5.000 0.05

s s -

373

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

Parameter

Range

Step

Default

Unit

Description

IntBlkSel1

Off Block of trip Block all 1 - 100

Off

Internal (low level) blocking mode, step 1 Voltage setting for internal blocking in % of UBase, step 1 Time delay of internal (low level) blocking for step 1 Absolute hysteresis in % of UBase, step 1 Enable execution of step 2 Selection of time delay curve type for step 2

IntBlkStVal1

20

%UB

tBlkUV1

0.000 - 60.000

0.001

0.000

HystAbs1 OperationStep2 Characterist2

0.0 - 100.0 Off On Definite time Inverse curve A Inverse curve B Prog. inv. curve 1 out of 3 2 out of 3 3 out of 3 1 - 100

0.1 -

0.5 On Definite time

%UB -

OpMode2

1 out of 3

Number of phases required for op (1 of 3, 2 of 3, 3 of 3) from step 2 Voltage setting/start val (DT & IDMT) in % of UBase, step 2 Definitive time delay of step 2 Minimum operate time for inverse curves for step 2 Time multiplier for the inverse time delay for step 2 Internal (low level) blocking mode, step 2 Voltage setting for internal blocking in % of UBase, step 2 Time delay of internal (low level) blocking for step 2 Absolute hysteresis in % of UBase, step 2

U2<

50

%UB

t2 t2Min k2

0.000 - 60.000 0.000 - 60.000 0.05 - 1.10

0.001 0.001 0.01

5.000 5.000 0.05

s s -

IntBlkSel2

Off Block of trip Block all 1 - 100

Off

IntBlkStVal2

20

%UB

tBlkUV2

0.000 - 60.000

0.001

0.000

HystAbs2

0.0 - 100.0

0.1

0.5

%UB

Table 192: Advanced parameter group settings for the UV2PTUV_27 (TUV1-) function

374

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

Parameter

Range

Step

Default

Unit

Description

tReset1

0.000 - 60.000

0.001

0.025

Reset time delay used in IEC Definite Time curve step 1 Selection of reset curve type for step 1 Time delay in IDMT reset (s), step 1 Parameter A for customer programmable curve for step 1 Parameter B for customer programmable curve for step 1 Parameter C for customer programmable curve for step 1 Parameter D for customer programmable curve for step 1 Parameter P for customer programmable curve for step 1 Tuning param for prog. under voltage IDMT curve, step 1 Reset time delay used in IEC Definite Time curve step 2 Selection of reset curve type for step 2 Time delay in IDMT reset (s), step 2 Parameter A for customer programmable curve for step 2

ResetTypeCrv1

Instantaneous Frozen timer Linearly decreased 0.000 - 60.000 0.005 - 200.000 0.001 0.001

Instantaneous

tIReset1 ACrv1

0.025 1.000

s -

BCrv1

0.50 - 100.00

0.01

1.00

CCrv1

0.0 - 1.0

0.1

0.0

DCrv1

0.000 - 60.000

0.001

0.000

PCrv1

0.000 - 3.000

0.001

1.000

CrvSat1

0 - 100

tReset2

0.000 - 60.000

0.001

0.025

ResetTypeCrv2

Instantaneous Frozen timer Linearly decreased 0.000 - 60.000 0.005 - 200.000 0.001 0.001

Instantaneous

tIReset2 ACrv2

0.025 1.000

s -

375

Two step undervoltage protection (PTUV, 27)

Chapter 7 Voltage protection

Parameter

Range

Step

Default

Unit

Description

BCrv2

0.50 - 100.00

0.01

1.00

Parameter B for customer programmable curve for step 2 Parameter C for customer programmable curve for step 2 Parameter D for customer programmable curve for step 2 Parameter P for customer programmable curve for step 2 Tuning param for prog. under voltage IDMT curve, step 2

CCrv2

0.0 - 1.0

0.1

0.0

DCrv2

0.000 - 60.000

0.001

0.000

PCrv2

0.000 - 3.000

0.001

1.000

CrvSat2

0 - 100

1.6

Technical data
Table 193: Two step undervoltage protection (PUVM, 27)
Function Range or value Accuracy 1.0% of Ur 1.0% of Ur 1.0% of Ur

Operate voltage, low and high step Absolute hysteresis Internal blocking level, low and high step Inverse time characteristics for low and high step, see table 576 Definite time delays Minimum operate time, inverse characteristics Operate time, start function Reset time, start function Critical impulse time Impulse margin time

(1100)% of Ubase (0100)% of Ubase (1100)% of Ubase (0.000-60.000) s (0.00060.000) s 25 ms typically at 2 to 0 x Uset 25 ms typically at 0 to 2 x Uset 10 ms typically at 2 to 0 x Uset 15 ms typically

See table 576

0.5% 10 ms 0.5% 10 ms

376

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

Two step overvoltage protection (PTOV, 59)

Function block name: TOVxANSI number: 59 IEC 61850 logical node name: IEC 60617 graphical symbol:

OV2PTOV

3U>

2.1

Introduction
Overvoltages will occur in the power system during abnormal conditions such as sudden power loss, tap changer regulating failures, open line ends on long lines. The function can be used as open line end detector, normally then combined with directional reactive over-power function or as system voltage supervision, normally then giving alarm only or switching in reactors or switch out capacitor banks to control the voltage. The function has two voltage steps, each of them with inverse or definite time delayed. The overvoltage function has an extremely high reset ratio to allow setting close to system service voltage.

2.2

Principle of operation
The two-step overvoltage protection function (TOV) is used to detect high power system voltage. The function has two steps with separate time delays. If one, two or three phase voltages increase above the set value, a corresponding start signal is issued. TOV can be set to start/trip based on "one out of three", "two out of three", or "three out of three" of the measured voltages, being above the set point. If the voltage remains above the set value for a time period corresponding to the chosen time delay, the corresponding trip signal is issued. The time delay characteristic is individually chosen for the two steps and can be either definite time delay or inverse time delay. The voltage related settings are made in percent of the base voltage, which is set in kV, phase-phase. The overvoltage protection function can be set to measure phase to earth fundamental value, phase to phase fundamental value, phase to earth RMS value or phase to phase RMS value. The choise of measuring is done by the parameter ConnType in PST or LHMI under Generall Settings/Voltage protection. The setting of the analog inputs are given as primary phase to phase voltage and secondary phase to phase voltage. The function will operate if the voltage gets higher than the set percentage of the set base voltage UBase. This means operation for phase to earth voltage over:

U > (%) UBase( kV ) 3

(Equation 71)

377

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

and operation for phase for phase voltage over:

U > (%) UBase(kV)

Vpickup > (%) VBase(kV)

(Equation 72)

2.2.1

Measurement principle All the three phase voltages are measured continuously, and compared with the set values, U1> and U2>. The parameters OpMode1 and OpMode2 influence the requirements to activate the start outputs. Either "1 out of 3", "2 out of 3" or "3 out of 3" phases have to be higher than the corresponding set point to issue the corresponding start signal. To avoid oscillations of the output start signal, a hysteresis has been included.

2.2.2

Time delay The time delay for the two steps can be either definite time delay (DT) or inverse time delay (IDMT). For the inverse time delay four different modes are available; inverse curve A, inverse curve B, inverse curve C, and a programmable inverse curve. The type A curve is described as:

t=

TD

V Vpickup Vpickup
(Equation 73)

The type B curve is described as:

t=

k 480 U U > 0.5 32 U>

2.0

0.035
(Equation 74)

The type C curve is described as:

378

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

t=

k 480 U U > 0.5 32 U>

3.0

0.035
TD 480 V Vpickup 32 Vpickup 0.5 0.035
(Equation 75)
3.0

t=

The programmable curve can be created as:

t=

kA U U > C B U >
p

+D

(Equation 76)

When the denominator in the expression is equal to zero the time delay will be infinity. There will be an undesired discontinuity. Therefore a tuning parameter CrvSatn is set to compensate for this phenomenon. In the voltage interval U< down to U< *(1.0 CrvSatn/100) the used voltage will be: U< *(1.0 CrvSatn/100). If the programmable curve is used this parameter must be calculated so that:

CrvSatn C > 0 100

(Equation 77)

The highest phase (or phase to phase) voltage is always used for the inverse time delay integration, see figure 184. The details of the different inverse time characteristics are shown in section 3 "Inverse characteristics".

379

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

Voltage IDMT Voltage

UL1 UL2 UL3

Time
en05000016.vsd

Figure 184: Voltage used for the inverse time characteristic integration Trip signal issuing requires that the overvoltage condition continues for at least the user set time delay. This time delay is set by the parameter t1 and t2 for definite time mode (DT) and by selected voltage level dependent time curves for the inverse time mode (IDMT). If the start condition, with respect to the measured voltage ceases during the delay time, and is not fulfilled again within a user defined reset time (tReset1 and tReset2 for the definite time and tIReset1 and tIReset2 for the inverse time) the corresponding start output is reset, after that the defined reset time has elapsed. Here it should be noted that after leaving the hysteresis area, the start condition must be fulfilled again and it is not sufficient for the signal to only return back to the hysteresis area. The hysteresis value for each step is settable (HystAbs2) to allow an high and accurate reset of the function. It is also remarkable that for the overvoltage function the IDMT reset time is constant and does not depend on the voltage fluctuations during the drop-off period. However, there are three ways to reset the timer, either the timer is reset instantaneously, or the timer value is frozen during the reset time, or the timer value is linearly decreased during the reset time.. 2.2.3 Blocking The overvoltage function can be partially or totally blocked, by binary input signals where:

380

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

BLOCK: BLKTR1: BLKST1: BLKTR2: BLKST2:

blocks all outputs blocks all trip outputs of step 1 blocks all start and trip outputs related to step 1 blocks all trip outputs of step 2 blocks all start and trip outputs related to step 2

2.2.4

Design The voltage measuring elements continuously measure the three phase-to-earth voltages or the three phase to phasel voltages. Recursive Fourier filters filter the input voltage signals. The phase voltages are individually compared to the set value, and the highest voltage is used for the inverse time characteristic integration. A special logic is included to achieve the "1 out of 3", "2 out of 3" and "3 out of 3" criteria to fulfill the start condition. The design of the TimeOverVoltage function is schematically described in figure 185.

381

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

UL1

Comparator UL1 > U1> Comparator UL2 > U1> Comparator UL3 > U1>

ST1L1 Voltage Phase Selector OpMode1 1 out of 3 2 outof 3 3 out of 3

Phase 1

ST1L2
Phase 2

UL2

ST1L3
Phase 3

UL3

START Time integrator t1 tReset1 ResetTypeCrv1

Start & Trip Output Logic Step 1

OR

ST1 TR1L1 TR1L2

MaxVoltSelect or

TRIP TR1L3 TR1

OR

Comparator UL1 > U2> Comparator UL2 > U2> Comparator UL3 > U2>

ST2L1 Voltage Phase Selector OpMode2 1 out of 3 2 outof 3 3 out of 3

Phase 1

ST2L2
Phase 2

ST2L3
Phase 3

START Time integrator t2 tReset2 ResetTypeCrv2

Start & Trip Output Logic Step 2

OR

ST2 TR2L1 TR2L2

MaxVoltSelect or

TRIP TR2L3 TR2

OR OR

START

OR

TRIP

en05000013.vsd

Figure 185: Schematic design of the TimeOverVoltage function

382

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

2.3

Function block
TOV1OV2PTOV_59 U3P BLOCK BLKTR1 BLKST1 BLKTR2 BLKST2 TRIP TR1 TR1L1 TR1L2 TR1L3 TR2 TR2L1 TR2L2 TR2L3 START ST1 ST1L1 ST1L2 ST1L3 ST2 ST2L1 ST2L2 ST2L3 en06000277.vsd

Figure 186: TOV function block

2.4

Input and output signals

Table 194: Input signals for the OV2PTOV_59 (TOV1-) function block
Signal Description

U3P BLOCK BLKTR1 BLKST1 BLKTR2 BLKST2

Group signal for three phase voltage input Block of function Block of operate signal, step 1 Block of step 1 Block of operate signal, step 2 Block of step 2

Table 195: Output signals for the OV2PTOV_59 (TOV1-) function block
Signal Description

TRIP TR1 TR1L1 TR1L2 TR1L3 TR2 TR2L1 TR2L2 TR2L3

Trip Common trip signal from step1 Trip signal from step1 phase L1 Trip signal from step1 phase L2 Trip signal from step1 phase L3 Common trip signal from step2 Trip signal from step2 phase L1 Trip signal from step2 phase L2 Trip signal from step2 phase L3

383

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

Signal

Description

START ST1 ST1L1 ST1L2 ST1L3 ST2 ST2L1 ST2L2 ST2L3

General start signal Common start signal from step1 Start signal from step1 phase L1 Start signal from step1 phase L2 Start signal from step1 phase L3 Common start signal from step2 Start signal from step2 phase L1 Start signal from step2 phase L2 Start signal from step2 phase L3

2.5

Setting parameters
Table 196: Basic general settings for the OV2PTOV_59 (TOV1-) function
Parameter Range Step Default Unit Description

ConnType

PhG PhPh PhG RMS PhPh RMS

PhG

TBD

Table 197: Basic parameter group settings for the OV2PTOV_59 (TOV1-) function
Parameter Range Step Default Unit Description

Operation UBase OperationStep1 Characterist1

Off On 0.05 - 2000.00 Off On Definite time Inverse curve A Inverse curve B Inverse curve C Prog. inv. curve 1 out of 3 2 out of 3 3 out of 3 1 - 200

0.05 -

Off 400.00 On Definite time

kV -

Operation Off / On Base voltage Enable execution of step 1 Selection of time delay curve type for step 1

OpMode1

1 out of 3

Number of phases required for op (1 of 3, 2 of 3, 3 of 3) from step 1 Voltage setting/start val (DT & IDMT) in % of UBase, step 1 Definitive time delay of step 1 Minimum operate time for inverse curves for step 1

U1>

120

%UB

t1 t1Min

0.00 - 6000.00 0.000 - 60.000

0.01 0.001

5.00 5.000

s s

384

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

Parameter

Range

Step

Default

Unit

Description

k1

0.05 - 1.10

0.01

0.05

Time multiplier for the inverse time delay for step 1 Absolute hysteresis in % of UBase, step 1 Enable execution of step 2 Selection of time delay curve type for step 2

HystAbs1 OperationStep2 Characterist2

0.0 - 100.0 Off On Definite time Inverse curve A Inverse curve B Inverse curve C Prog. inv. curve 1 out of 3 2 out of 3 3 out of 3 1 - 200

0.1 -

0.5 On Definite time

%UB -

OpMode2

1 out of 3

Number of phases required for op (1 of 3, 2 of 3, 3 of 3) from step 2 Voltage setting/start val (DT & IDMT) in % of UBase, step 2 Definitive time delay of step 2 Minimum operate time for inverse curves for step 2 Time multiplier for the inverse time delay for step 2 Absolute hysteresis in % of UBase, step 2

U2>

150

%UB

t2 t2Min k2

0.000 - 60.000 0.000 - 60.000 0.05 - 1.10

0.001 0.001 0.01

5.000 5.000 0.05

s s -

HystAbs2

0.0 - 100.0

0.1

0.5

%UB

Table 198: Advanced parameter group settings for the OV2PTOV_59 (TOV1-) function
Parameter Range Step Default Unit Description

tReset1

0.000 - 60.000

0.001

0.025

Reset time delay used in IEC Definite Time curve step 1 Selection of reset curve type for step 1 Time delay in IDMT reset (s), step 1 Parameter A for customer programmable curve for step 1 Parameter B for customer programmable curve for step 1

ResetTypeCrv1

Instantaneous Frozen timer Linearly decreased 0.000 - 60.000 0.005 - 200.000 0.001 0.001

Instantaneous

tIReset1 ACrv1

0.025 1.000

s -

BCrv1

0.50 - 100.00

0.01

1.00

385

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

Parameter

Range

Step

Default

Unit

Description

CCrv1

0.0 - 1.0

0.1

0.0

Parameter C for customer programmable curve for step 1 Parameter D for customer programmable curve for step 1 Parameter P for customer programmable curve for step 1 Tuning param for prog. over voltage IDMT curve, step 1 Reset time delay used in IEC Definite Time curve step 2 Selection of reset curve type for step 2 Time delay in IDMT reset (s), step 2 Parameter A for customer programmable curve for step 2 Parameter B for customer programmable curve for step 2 Parameter C for customer programmable curve for step 2 Parameter D for customer programmable curve for step 2 Parameter P for customer programmable curve for step 2 Tuning param for prog. over voltage IDMT curve, step 2

DCrv1

0.000 - 60.000

0.001

0.000

PCrv1

0.000 - 3.000

0.001

1.000

CrvSat1

0 - 100

tReset2

0.000 - 60.000

0.001

0.025

ResetTypeCrv2

Instantaneous Frozen timer Linearly decreased 0.000 - 60.000 0.005 - 200.000 0.001 0.001

Instantaneous

tIReset2 ACrv2

0.025 1.000

s -

BCrv2

0.50 - 100.00

0.01

1.00

CCrv2

0.0 - 1.0

0.1

0.0

DCrv2

0.000 - 60.000

0.001

0.000

PCrv2

0.000 - 3.000

0.001

1.000

CrvSat2

0 - 100

386

Two step overvoltage protection (PTOV, 59)

Chapter 7 Voltage protection

2.6

Technical data
Table 199: Two step overvoltage protection (POVM, 59)
Function Range or value Accuracy 1.0% of Ur at U < Ur 1.0% of U at U > Ur 1.0% of Ur at U < Ur 1.0% of U at U > Ur

Operate voltage, low and high step Absolute hysteresis

(1-200)% of Ubase (0100)% of Ubase (0.000-60.000) s (0.000-60.000) s 25 ms typically at 0 to 2 x Uset 25 ms typically at 2 to 0 x Uset 10 ms typically at 0 to 2 x Uset 15 ms typically

Inverse time characteristics for low and high step, see table 577 Definite time delays Minimum operate time, Inverse characteristics Operate time, start function Reset time, start function Critical impulse time Impulse margin time

See table 577

0.5% 10 ms 0.5% 10 ms

387

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

Two step residual overvoltage protection (PTOV, 59N)

Function block name: TRVxANSI number: 59N IEC 61850 logical node name: IEC 60617 graphical symbol:

ROV2PTOV

3U0

3.1

Introduction
Residual voltages will occur in the power system during earth faults. The function can be configured to calculate the residual voltage from the three phase voltage input transformers or from a single phase voltage input transformer fed from an open delta or neutral point voltage transformer. The function has two voltage steps, each with inverse or definite time delayed.

3.2

Principle of operation
The two-step residual overvoltage protection function (TRV) is used to detect high single-phase voltage, such as high residual voltage, also called 3U0. The residual voltage can be measured directly from a voltage transformer in the neutral of a power transformer or from a three-phase voltage transformer, where the secondary windings are connected in an open delta. Another possibility is to measure the three phase voltages and internally in the protection terminal calculate the corresponding residual voltage and connect this calculated residual voltage to the TRV function block. The function has two steps with separate time delays. If the single-phase (residual) voltage remains above the set value for a time period corresponding to the chosen time delay, the corresponding trip signal is issued. The time delay characteristic is individually chosen for the two steps and can be either definite time delay or inverse time delay The voltage related settings are made in percent of the base voltage, which is set in kV, phase-phase.

3.2.1

Measurement principle The residual voltage is measured continuously, and compared with the set values, U1> and U2>.
To avoid oscillations of the output start signal, a hysteresis has been included.

3.2.2

Time delay The time delay for the two steps can be either definite time delay (DT) or inverse time delay (IDMT). For the inverse time delay four different modes are available; inverse curve A, inverse curve B, inverse curve C, and a programmable inverse curve.
The type A curve is described as:

388

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

t=

TD

V Vpickup Vpickup
(Equation 78)

The type B curve is described as:

t=

k 480 U U > 0.5 32 U>

2.0

0.035
(Equation 79)

The type C curve is described as:

t=

k 480 U U > 0.5 32 U>

3.0

0.035
(Equation 80)

The programmable curve can be created as:

t=

kA U U > C B U>
p

+D

t=

TD A

V Vpickup C B Vpickup

+D

(Equation 81)

When the denominator in the expression is equal to zero the time delay will be infinity. There will be an undesired discontinuity. Therefore a tuning parameter CrvSatn is set to compensate for this phenomenon. In the voltage interval U> up to U> *(1.0 + CrvSatn/100) the used voltage will be: U> *(1.0 + CrvSatn/100). If the programmable curve is used this parameter must be calculated so that:

389

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

CrvSatn C > 0 100

(Equation 82)

The details of the different inverse time characteristics are shown in chapter 3 "Inverse characteristics". Trip signal issuing requires that the residual overvoltage condition continues for at least the user set time delay. This time delay is set by the parameter t1 and t2 for definite time mode (DT) and by some special voltage level dependent time curves for the inverse time mode (IDMT). If the start condition, with respect to the measured voltage ceases during the delay time, and is not fulfilled again within a user defined reset time (tReset1 and tReset2 for the definite time and tIReset1 and tIReset2 for the inverse time) the corresponding start output is reset, after that the defined reset time has elapsed. Here it should be noted that after leaving the hysteresis area, the start condition must be fulfilled again and it is not sufficient for the signal to only return back to the hysteresis area. It is also remarkable that for the overvoltage function the IDMT reset time is constant and does not depend on the voltage fluctuations during the drop-off period. However, there are three ways to reset the timer, either the timer is reset instantaneously, or the timer value is frozen during the reset time, or the timer value is linearly decreased during the reset time. See figure 187 and figure 188.

390

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

tReset 1 tReset1 Voltage START TRIP

U1>

Hysteresis

Measured Voltage

Time START t1

TRIP

Time Integrator Froozen Timer t1

Linear Decrease

Instantaneous Reset

Time en05000019.vsd

Figure 187: Voltage profile not causing a reset of the start signal for step 1, and definite time delay

391

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

Voltage START

tReset1 tReset1 START Hysteresis TRIP

U1>

Measured Voltage

Time START t1

TRIP

Time Integrator Froozen Timer

t1

Time Instantaneous Reset Linear Decrease en05000020.vsd

Figure 188: Voltage profile causing a reset of the start signal for step 1, and definite time delay

3.2.3

Blocking The residual overvoltage function can be partially or totally blocked, by binary input signals where:

392

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

BLOCK: BLKTR1: BLKST1: BLKTR2: BLKST2:

blocks all outputs blocks all trip outputs of step 1 blocks all startrip outputs related to step 1 blocks all trip outputs of step 2 blocks all start and trip inputs related to step 2

3.2.4

Design The voltage measuring elements continuously measure the residual voltage. Recursive Fourier filters filter the input voltage signal. The single input voltage is compared to the set value, and is also used for the inverse time characteristic integration. The design of the TRV function is schematically described in figure 189.

UN

Comparator UN > U1> START

Phase 1 Start & Trip Output Logic Step 1

ST1 TR1

Time integrator t1 tReset1 ResetTypeCrv1

TRIP

ST2 Comparator UN > U2> START Time integrator t2 tReset2 ResetTypeCrv2 Phase 1 TR2 Start & Trip Output Logic Step 2 OR

OR

START

TRIP

TRIP

en05000748.vsd

Figure 189: Schematic design of the TRV function

393

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

3.3

Function block
TRV1ROV2PTOV_59N U3P BLOCK BLKTR1 BLKST1 BLKTR2 BLKST2 TRIP TR1 TR2 START ST1 ST2 en06000278.vsd

Figure 190: TRV function block

3.4

Input and output signals

Table 200: Input signals for the ROV2PTOV_59N (TRV1-) function block
Signal Description

U3P BLOCK BLKTR1 BLKST1 BLKTR2 BLKST2

Three phase voltages Block of function Block of operate signal, step 1 Block of step 1 Block of operate signal, step 2 Block of step 2

Table 201: Output signals for the ROV2PTOV_59N (TRV1-) function block
Signal Description

TRIP TR1 TR2 START ST1 ST2

Trip Common trip signal from step1 Common trip signal from step2 General start signal Common start signal from step1 Common start signal from step2

394

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

3.5

Setting parameters
Table 202: Basic parameter group settings for the ROV2PTOV_59N (TRV1-) function
Parameter Range Step Default Unit Description

Operation UBase OperationStep1 Characterist1

Off On 0.05 - 2000.00 Off On Definite time Inverse curve A Inverse curve B Inverse curve C Prog. inv. curve 1 - 200

0.05 -

Off 400.00 On Definite time

kV -

Operation Off / On Base voltage Enable execution of step 1 Selection of time delay curve type for step 1

U1>

30

%UB

Voltage setting/start val (DT & IDMT), step 1 in % of UBase Definitive time delay of step 1 Minimum operate time for inverse curves for step 1 Time multiplier for the inverse time delay for step 1 Absolute hysteresis in % of UBase, step 1 Enable execution of step 2 Selection of time delay curve type for step 2

t1 t1Min k1

0.00 - 6000.00 0.000 - 60.000 0.05 - 1.10

0.01 0.001 0.01

5.00 5.000 0.05

s s -

HystAbs1 OperationStep2 Characterist2

0.0 - 100.0 Off On Definite time Inverse curve A Inverse curve B Inverse curve C Prog. inv. curve 1 - 100

0.1 -

0.5 On Definite time

%UB -

U2>

45

%UB

Voltage setting/start val (DT & IDMT), step 2 in % of UBase Definitive time delay of step 2 Minimum operate time for inverse curves for step 2 Time multiplier for the inverse time delay for step 2 Absolute hysteresis in % of UBase, step 2

t2 t2Min k2

0.000 - 60.000 0.000 - 60.000 0.05 - 1.10

0.001 0.001 0.01

5.000 5.000 0.05

s s -

HystAbs2

0.0 - 100.0

0.1

0.5

%UB

395

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

Table 203: Advanced parameter group settings for the ROV2PTOV_59N (TRV1-) function
Parameter Range Step Default Unit Description

tReset1

0.000 - 60.000

0.001

0.025

Reset time delay used in IEC Definite Time curve step 1 Selection of reset curve type for step 1 Time delay in IDMT reset (s), step 1 Parameter A for customer programmable curve for step 1 Parameter B for customer programmable curve for step 1 Parameter C for customer programmable curve for step 1 Parameter D for customer programmable curve for step 1 Parameter P for customer programmable curve for step 1 Tuning param for prog. over voltage IDMT curve, step 1 Time delay in DT reset (s), step 2 Selection of reset curve type for step 2 Time delay in IDMT reset (s), step 2 Parameter A for customer programmable curve for step 2

ResetTypeCrv1

Instantaneous Frozen timer Linearly decreased 0.000 - 60.000 0.005 - 200.000 0.001 0.001

Instantaneous

tIReset1 ACrv1

0.025 1.000

s -

BCrv1

0.50 - 100.00

0.01

1.00

CCrv1

0.0 - 1.0

0.1

0.0

DCrv1

0.000 - 60.000

0.001

0.000

PCrv1

0.000 - 3.000

0.001

1.000

CrvSat1

0 - 100

tReset2 ResetTypeCrv2

0.000 - 60.000

0.001

0.025 Instantaneous

s -

Instantaneous Frozen timer Linearly decreased 0.000 - 60.000 0.005 - 200.000 0.001 0.001

tIReset2 ACrv2

0.025 1.000

s -

396

Two step residual overvoltage protection (PTOV, 59N)

Chapter 7 Voltage protection

Parameter

Range

Step

Default

Unit

Description

BCrv2

0.50 - 100.00

0.01

1.00

Parameter B for customer programmable curve for step 2 Parameter C for customer programmable curve for step 2 Parameter D for customer programmable curve for step 2 Parameter P for customer programmable curve for step 2 Tuning param for prog. over voltage IDMT curve, step 2

CCrv2

0.0 - 1.0

0.1

0.0

DCrv2

0.000 - 60.000

0.001

0.000

PCrv2

0.000 - 3.000

0.001

1.000

CrvSat2

0 - 100

3.6

Technical data
Table 204: Two step residual overvoltage protection (PTOV, 59N)
Function Range or value Accuracy 1.0% of Ur at U < Ur 1.0% of U at U > Ur 1.0% of Ur at U < Ur 1.0% of U at U > Ur

Operate voltage, low and high step Absolute hysteresis

(1-200)% of Ubase (0100)% of Ubase (0.00060.000) s (0.000-60.000) s 25 ms typically at 0 to 2 x Uset 25 ms typically at 2 to 0 x Uset 10 ms typically at 0 to 2 x Uset 15 ms typically

Inverse time characteristics for low and high step, see table 578 Definite time setting Minimum operate time Operate time, start function Reset time, start function Critical impulse time Impulse margin time

See table 578

0.5% 10 ms 0.5% 10 ms

397

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

Overexcitation protection (PVPH, 24)

Function block name: OEXxANSI number: 24 IEC 61850 logical node name: IEC 60617 graphical symbol:

OEXPVPH

U/f >

4.1

Introduction
When the laminated core of a power transformer or generator is subjected to a magnetic flux density beyond its design limits, stray flux will flow into non-laminated components not designed to carry flux and cause eddy currents to flow. The eddy currents can cause excessive heating and severe damage to insulation and adjacent parts in a relatively short time. Function has settable inverse operating curve and independent alarm stage.

4.2

Principle of operation
The importance of overexcitation protection is growing as the power transformers as well as other power system elements today operate most of the time near their designated limits. Modern design transformers are more sensitive to overexcitation than earlier types. This is a result of the more efficient designs and designs which rely on the improvement in the uniformity of the excitation level of modern systems. Thus, if emergency that includes overexcitation does occur, transformers may be damaged unless corrective action is promptly taken. Transformer manufacturers recommend an overexcitation protection as a part of the transformer protection system. Overexcitation results from excessive applied voltage, possibly in combination with below-normal frequency. Such condition may occur when a unit is on load, but are more likely to arise when it is on open circuit, or at a loss of load occurrence. Transformers directly connected to generators are in particular danger to experience overexcitation condition. It follows from the fundamental transformer equation, see equation 83, that peak flux density Bmax is directly proportional to induced voltage E, and inversely proportional to frequency f, and turns n.

E = 4.44 f n B max A
(Equation 83)

The relative excitation M (relative V/Hz) is therefore according to equation 84.

V- Ef ---------------------------M = relative Hz = ( Ur ) ( fr )
(Equation 84)

398

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

Disproportional variations in quantities E and f may give rise to core overfluxing. If the core flux density Bmax increases to a point above saturation level (typically 1.9 Tesla), the flux will no longer be contained within the core only but will extend into other (non-laminated) parts of the power transformer and give rise to Eddy current circulations. Overexcitation will result in: overheating of the non-laminated metal parts, a large increase in magnetizing currents, an increase in core and winding temperature, an increase in transformer vibration and noise.

Protection against overexcitation is based on calculation of the relative Volts per Hertz (V / Hz) ratio. The action of the protection is usually to initiate a reduction of excitation and, if this should fail, or is not possible, to trip the transformer after a delay which can be from seconds to minutes, typically 5 - 10 seconds. Overexcitation protection may be of particular concern on directly connected generator unit transformers. Directly connected generator-transformers are subjected to a wide range of frequencies during the acceleration and deceleration of the turbine. In such cases, the overexcitation protection may trip the field breaker during a start-up of a machine, by means of the overexcitation ALARM signal from the transformer terminal. If this is not possible, the power transformer can be disconnected from the source, after a delay, by the TRIP signal. The IEC 60076 - 1 standard requires that transformers shall be capable of operating continuously at 10% above rated voltage at no load, and rated frequency. At no load, the ratio of the actual generator terminal voltage to the actual frequency should not exceed 1.1 times the ratio of transformer rated voltage to the rated frequency on a sustained basis, see equation 85.

E --- 1.1 Ur ----f fr

(Equation 85)

or equivalently, with 1.1 Ur = V/Hz> according to equation 86.

E V/Hz> --- --------------------f fr

(Equation 86)

where: V/Hz> is the maximum continuously allowed voltage at no load, and rated frequency.

V/Hz> is an OEX setting parameter. The setting range is 100% to 150%. If the user does not know exactly what to set, then the standard IEC 60076 - 1, section 4.4, the default value V/Hz> = 1.10 pu shall be used. In OEX protection function the relative excitation M (relative V/Hz) is expressed according to equation 87.

399

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

V- Ef -----M = relative Hz = ------------Ur fr

(Equation 87)

It is clear from the above formula that, for an unloaded power transformer, M = 1 for any E and f, where the ratio E / f is equal to Ur / fr. A power transformer is not overexcited as long as the relative excitation is M V/Hz>, V/Hz> expressed in %. The relative overexcitation is thus defined as shown in equation 88.

overexcitation = M V/Hz>
(Equation 88)

The overexcitation protection algorithm is fed with an input voltage U which is in general not the induced voltage E from the fundamental transformer equation. For no load condition, these two voltages are the same, but for a loaded power transformer the internally induced voltage E may be lower or higher than the voltage U which is measured and fed to OEX, depending on the direction of the power flow through the power transformer, the power transformer side where OEX is applied, and the power transformer leakage reactance of the winding. It is important to specify on the OEX function block in CAP 531 configuration tool worksheet on which side of the power transformer OEX is placed As an example, at a transformer with a 15% short circuit impedance Xsc, the full load, 0.8 power factor, 105% voltage on the load side, the actual flux level in the transformer core, will not be significantly different from that at the 110% voltage, no load, rated frequency, provided that the short circuit impedance X can be equally divided between the primary and the secondary winding: Xleak = Xleak1 = Xleak2 = Xsc / 2 = 0.075 pu.. OEX calculates the internal induced voltage E if Xleak (meaning the leakage reactance of the winding where OEX is connected) is known to the user. The assumption taken for 2-winding power transformers that Xleak = Xsc / 2 is unfortunately most often not true. For a 2-winding power transformer the leakage reactances of the two windings depend on how the windings are located on the core with respect to each other. In the case of three-winding power transformers the situation is still more complex. If a user has the knowledge on the leakage reactance, then it should applied. If a user has no idea about it, Xleak can be set to Xc/2. The OEX protection will then take the given measured terminal voltage U, as the induced voltage E. It is assumed that overexcitation is a symmetrical phenomenon, caused by events such as loss of load, etc. It will be observed that a high phase-to-earth voltage does not mean overexcitation. For example, in an unearthed power system, a single-phase-to-earth fault means high voltages of the healthy two phases to earth, but no overexcitation on any winding. The phase-to-phase voltages will remain essentially unchanged. The important voltage is the voltage between the two ends of each winding.

400

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

4.2.1

Measured voltage If one phase-to-phase voltage is available from the side where OEX protection is applied, then OEX protection function block shall be set to measure this voltage, MeasuredU. The particular voltage which is used determines the two currents that must be used.This must be chosen with the setting MeasuredI.

Note!
It is extremely important that MeasuredU and MeasuredI is set to same value!

If, for example, voltage Uab is fed to OEX, then currents Ia, and Ib must be applied, etc. From these two input currents, current Iab = Ia - Ib is calculated internally by the OEX protection algorithm. The phase-to-phase voltage must be higher than 70% of the rated value, otherwise the OEX protection algorithm is exited without calculating the excitation. ERROR output is set to 1, and the displayed value of relative excitation V / Hz shows 0.000. If three phase-to-earth voltages are available from the side where OEX is connected, then OEX protection function block shall be set to measure positive sequence voltage. In this case the positive sequence voltage and the positive sequence current are used by OEX protection. A check is made within OEX protection if the positive sequence voltage is higher than 70% rated phase-to-earth voltage; below this value, OEX is exited immediately, and no excitation is calculated. ERROR output is set to 1, and the displayed value of relative excitation V / Hz shows 0.000. The frequency value is received from the pre-processing block. The function is in operation for frequencies within the range of 33-60 Hz and of 42-75 Hz for 50 and 60 Hz respectively. 4.2.2 OEX protection function can be connected to any power transformer side, independent from the power flow. The side with a possible On-Load-Tap-Changer (OLTC) must not be used.

Operate time of the overexcitation protection. The operate time of the overexcitation protection is a function of the relative overexcitation. Basically there are two different delay laws available to choose between: the so called IEEE law, and a tailor-made law.

The so called IEEE law approximates a square law and has been chosen based on analysis of the various transformers overexcitation capability characteristics. They can match well a transformer core capability. The square law is according to equation 89.

401

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

0.18 k 0.18 k - = -------------------------------------t o p = -------------------------------------------2 2 overexcitation ( M V/Hz> )

(Equation 89)

where: M V/Hz> k is excitation, mean value in the interval from t = 0 to t = top is maximum continuously allowed voltage at no load, and rated frequency, in pu and is time multiplier setting for inverse time functions, see figure 192. Parameter k (time multiplier setting) selects one delay curve from the family of curves.

An analog overexcitation relay would have to evaluate the following integral expression, which means to look for the instant of time t = top according to equation 90.
t op

( M(t) V/Hz> )
0

dt 0.18 k
(Equation 90)

A digital, numerical relay will instead look for the lowest j (i.e. j = n) where it becomes true that:

( M(j)
j=k

V/Hz> ) 0.18 k
(Equation 91)

where: t M(j) - V/Hz> is the time interval between two successive executions of overexcitation function and is the relative excitation at (time j) in excess of the normal (rated) excitation which is given as Ur/fr.

As long as M > V/Hz> (i.e. overexcitation condition), the above sum can only be larger with time, and if the overexcitation persists, the protected transformer will be tripped at j = n. Inverse delays as per figure 192, can be modified (limited) by two special definite delay settings, namely tMax and tMin, see figure 191.

402

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

delay in s

tMax

under excitation

inverse delay law

overexcitation tMin 0 M=V/Hz> V/Hz> M max - V/Hz> Overexcitation M-V/Hz> M max Emax Excitation M E (only if f = fr = const) 99001067.vsd

Figure 191: Restrictions imposed on inverse delays by tMax, and tMin A definite maximum time, tMax, can be used to limit the operate time at low degrees of overexcitation. Inverse delays longer than tMax will not be allowed. In case the inverse delay is longer than tMax, OEX trips after tMaxt_MaxTripDelay seconds. A definite minimum time, tMin, can be used to limit the operate time at high degrees of overexcitation. In case the inverse delay is shorter than tMin, OEX function trips after tMint_MinTripDelay seconds. Also, the inverse delay law is no more valid beyond excitation Mmax. Beyond Mmax (beyond overexcitation Mmax - V/Hz>), the delay will always be tMin, no matter what overexcitation.

403

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

Time (s)

IEEE OVEREXCITATION CURVES

1000

100 k = 60

k = 20

10

k = 10 k=9 k=8 k=7 k=6 k=5 k=4 k=3 k=2

k=1 1 1 2 3 4 5 10 20 30 40

OVEREXCITATION IN %

(M-Emaxcont)*100)
en01000373.vsd

Figure 192: Delays inversely proportional to the square of the overexcitation. The critical value of excitation Mmax is determined indirectly via OEX protection function setting V/Hz>>. V/Hz>> can be thought of as a no-load-rated-frequency voltage, where the inverse law should be replaced by a short definite delay, tMin. If, for example, V/Hz>> = 140 %, then Mmax is according to equation 92.
(V/Hz>>) f - = 1.40 Mmax = ------------------------Ur fr
(Equation 92)

404

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

The Tailor-Made law allows a user to design an arbitrary delay characteristic. In this case the interval between M = V/Hz>, and M = Mmax is automatically divided into five equal subintervals, with six delays. (settings t1, t2, t3, t4, t5, and t6) as shown in the figure 193. These times should be set so that t1 => t2 => t3 => t4 => t5 => t6.

delay in s

tMax

underexcitation 0 Emaxcont

tMin Overexcitation M-Emaxcont Mmax - Emaxcont Excitation M Mmax 99001068.vsd

Figure 193: An example of a Tailor-Made delay characteristic Delays between two consecutive points, for example t3 and t4, are obtained by linear interpolation. Should it happen that tMax be lower than, for example, delays t1, and t2, the actual delay would be tMax. Above Mmax, the delay can only be tMin. 4.2.3 Cooling The overexcitation protection OEX is basically a thermal protection; therefore a cooling process has been introduced. Exponential cooling process is applied. Parameter Tcool is an OEX setting, with a default time constant tCooling of 20 minutes. This means that if the voltage and frequency return to their previous normal values (no more overexcitation), the normal temperature is assumed to be reached not before approximately 5 times tCooling minutes. If an overexcitation condition would return before that, the time to trip will be shorter than it would be otherwise. OEX protection function measurands A service value data item called Time to trip, and designated on the display by tTRIP is available in seconds on the local HMI, or monitoring tool. This value is an estimation of the remaining time to trip if the overexcitation remained on the level it had when the estimation was done. This information can be useful with small or moderate overexcitations. If the overexcitation is so low that the valid delay is tMax, then the estimation of the remaining time to trip is done against tMax. The displayed relative excitation M, designated on the display by V/Hz is calculated from the expression:

4.2.4

405

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

V Ef - = ------------M = relative ----- Hz Uf fr

(Equation 93)

If less than V / Hz = V/Hz> (in pu) is shown on the HMI display (or read via SM/RET521), the power transformer is underexcited. If the value of V/Hz is shown which is equal to V/Hz> (in pu), it means that the excitation is exactly equal to the power transformer continuous capability. If a value higher than the value of V/Hz> is shown, the protected power transformer is overexcited. For example, if V/Hz = 1.100 is shown, while V/Hz> = 110 %, then the power transformer is exactly on its maximum continuous excitation limit. The third item of the OEX protection service report is the thermal status of the protected power transformer iron core, designated on the display by ThermalStatus. This gives the thermal status in % of the trip value which corresponds to 100%. Thermal Status should reach 100% at the same time, when tTRIP reaches 0 seconds. If the protected power transformer is then for some reason not switched off, the ThermalStaus shall go over 100%. If the delay as per IEEE law, or Tailor-made Law, is limited by tMax, and/or TMin, then the Thermal Status will generally not reach 100% at the same time, when tTRIP reaches 0 seconds. For example, if, at low degrees of overexcitation, the very long delay is limited by tMax, then the OEX TRIP output signal will be set to 1 before the Thermal status reaches 100%. 4.2.5 Overexcitation alarm A separate step, AlarmLevel, is provided for alarming purpose. The voltages are normally set 2% lower and has a definite time delay, tAlarm. This will give the operator an early abnormal voltages warning.

406

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

OVEX: FS = 1 = 2*SI + SU BLOCK SIDE Prepool I SI1

V/Hz> M>V/Hz>

AlarmLevel

t
tAlarm

t>tAlarm

&

ALARM

t
tMin k M= (Ei / f) (Ur / fr) M Calculation of internal induced voltage Ei

t>tMin

&

TRIP

SI2 SU1 2

Ei

IEEE law

Prepool O

M Tailor-made law M>V/Hz>> Xleak

t
tMax

ERROR V/Hz>>

M = relative V/Hz as service value

en05000162.vsd

Figure 194: A logic diagram over Overexcitation protection function. 4.2.6 Logic diagram

Figure 195: A simplified diagram of the OEX protection function

407

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

Simplification of the diagram is in the way the IEEE and Tailor-made delays are calculated. The cooling process is not shown. It is not shown that voltage and frequency are separately checked against their respective limit values.

4.3

Function block
OEX1OEXPVPH_24 I3P U3P BLOCK RESET TRIP START ALARM

en05000329.vs d

Figure 196: OEX function block

4.4

Input and output signals

Table 205: Input signals for the OEXPVPH_24 (OEX1-) function block
Signal I3P U3P BLOCK RESET Description Current connection Voltage connection Block of function Reset operation

Table 206: Output signals for the OEXPVPH_24 (OEX1-) function block
Signal TRIP START ALARM Description Trip from overexcitation function Overexcitation above set operate level (instantaneous) Overexcitation above set alarm level (delayed)

4.5

Setting parameters
Table 207: Basic general settings for the OEXPVPH_24 (OEX1-) function
Parameter MeasuredU Range PosSeq L1L2 L2L3 L3L1 L1L2 L2L3 L3L1 PosSeq Step Default L1L2 Unit Description Selection of measured voltage

MeasuredI

L1L2

Selection of measured current

408

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

Table 208: Basic parameter group settings for the OEXPVPH_24 (OEX1-) function
Parameter Operation IBase UBase V/Hz> Range Off On 1 - 99999 0.05 - 2000.00 100.0 - 180.0 Step 1 0.05 0.1 Default Off 3000 400.00 110.0 Unit A kV %UB/f Description Operation Off / On Base current (rated phase current) in A Base voltage (main voltage) in kV Operate level of V/Hz at no load and rated freq in % of (Ubase/frated) High level of V/Hz above which tMin is used, in % of (Ubase/frated) Winding leakage reactance in primary ohms Length of the pulse for trip signal (in sec) Minimum trip delay for V/Hz inverse curve, in sec Maximum trip delay for V/Hz inverse curve, in sec Transformer magnetic core cooling time constant, in sec Inverse time curve selection, IEEE/Tailor made Time multiplier for IEEE inverse type curve Alarm operate level as % of operate level Alarm time delay, in sec

V/Hz>>

100.0 - 200.0

0.1

140.0

%UB/f

XLeak TrPulse tMin

0.000 - 200.000 0.000 - 60.000 0.000 - 60.000

0.001 0.001 0.001

0.000 0.100 7.000

ohm s s

tMax

0.00 - 9000.00

0.01

1800.00

tCooling

0.10 - 9000.00

0.01

1200.00

CurveType kForIEEE AlarmLevel tAlarm

IEEE Tailor made 1 - 60 50.0 - 120.0 0.00 - 9000.00

1 0.1 0.01

IEEE 1 100.0 5.00

% s

409

Overexcitation protection (PVPH, 24)

Chapter 7 Voltage protection

Table 209: Advanced parameter group settings for the OEXPVPH_24 (OEX1-) function
Parameter t1Tailor Range 0.00 - 9000.00 Step 0.01 Default 7200.00 Unit s Description Time delay t1 (longest) for tailor made curve, in sec Time delay t2 for tailor made curve, in sec Time delay t3 for tailor made curve, in sec Time delay t4 for tailor made curve, in sec Time delay t5 for tailor made curve, in sec Time delay t6 (shortest) for tailor made curve, in sec

t2Tailor t3Tailor t4Tailor t5Tailor t6Tailor

0.00 - 9000.00 0.00 - 9000.00 0.00 - 9000.00 0.00 - 9000.00 0.00 - 9000.00

0.01 0.01 0.01 0.01 0.01

3600.00 1800.00 900.00 450.00 225.00

s s s s s

4.6

Technical data
Table 210: Overexcitation protection (PVPH, 24)
Function Operate value, start Operate value, alarm Range or value (100180)% of (Ubase/frated) (50120)% of start level Accuracy 1.0% of U 1.0% of Ur at U Ur 1.0% of U at U > Ur Operate value, high level Curve type (100200)% of (Ubase/frated) IEEE or customer defined 1.0% of U Class 5 + 40 ms

IEEE : t =

(0.18 k ) ( M 1) 2
0.5% 10 ms 0.5% 10 ms 0.5% 10 ms

where M = relative (V/Hz) = (E/f)/(Ur/fr) Minimum time delay for inverse function Maximum time delay for inverse function Alarm time delay (0.00060.000) s (0.009000.00) s (0.00060.000) s

410

Voltage differential protection (PTOV, 60)

Chapter 7 Voltage protection

Voltage differential protection (PTOV, 60)

Function block name: VDC ANSI number: 60 IEC 61850 logical node name: VDCPTOV IEC 60617 graphical symbol:

5.1

Introduction
A voltage differential monitoring function is available. It compares the voltages from two three phase sets of voltage transformers and has one sensitive alarm step and one trip step. It can be used to supervise the voltage from two fuse groups or two different voltage transformers fuses as a fuse/MCB supervision function.

5.2

Principle of operation
The function is based on comparison of the amplitudes of the two voltages connected in each phase. Possible differences between the ratios of the two Voltage/Capacitive voltage transformers can be compensated for with a ratio correction factors RFLx The voltage difference is evaluated and if it exceeds the alarm level UDAlarm or trip level UDTrip signals for alarm (ALARM output) or trip (TRIP output) is given after definite time delay tAlarm respectively tTrip. The two three phase voltage supplies are also supervised with undervoltage settings U1Low and U2Low. The outputs for loss of voltage U1LOW resp U2LOW will be activated. The U1 voltage is supervised for loss of individual phases whereas the U2 voltage is supervised for loss of all three phases. Loss of one U1or all U2 voltages will block the differential measurement. This blocking can be switched off with setting BlkDiffAtULow=No. The function can be blocked from an external condition with the binary BLOCK input. It can e.g. be activated from a fuse failure supervision function block. To allow easy commissioning the measured differential voltage is available as service value. This allows simple setting of the ratio correction factor to achieve full balance in normal service. The principle logic diagram is shown in figure 197.

411

Voltage differential protection (PTOV, 60)

Chapter 7 Voltage protection

UDTripL1>

AND O R tReset tTrip t t

UDTripL1>

AND

AND

TRIP

UDTripL1>

AND AND START

UDAlarmL1>

AND O R tAlarm

UDAlarmL1>

AND

AND

ALARM

UDAlarmL1>

AND

U1<L1 U1<L2 U1<L3 OR BlkDiffAtULow U2<L1 t1 U2<L2 U2<L3 BLOCK AND t AND U2LOW OR tAlarm t AND

AND

U1LOW

en06000382.vsd

Figure 197: Principle logic for voltage differential function

412

Voltage differential protection (PTOV, 60)

Chapter 7 Voltage protection

5.3

Function block
VDC1VDCPTOV_60 U3P1 U3P2 BLOCK TRIP START ALARM U1LOW U2LOW UL1DIFF UL2DIFF UL3DIFF en06000528.vsd

Figure 198: VDC function block

5.4

Input and output signals

Table 211: Input signals for the VDCPTOV_60 (VDC1-) function block
Signal U3P1 U3P2 BLOCK Description Bus voltage Capacitor voltage Block of function

Table 212: Output signals for the VDCPTOV_60 (VDC1-) function block
Signal TRIP START ALARM U1LOW U2LOW UL1DIFF UL2DIFF UL3DIFF Description Voltage differential protection operated Start of voltage differential protection Voltage differential protection alarm Loss of U1 voltage Loss of U2 voltage Differential Voltage phase L1 Differential Voltage phase L2 Differential Voltage phase L3

413

Voltage differential protection (PTOV, 60)

Chapter 7 Voltage protection

5.5

Setting parameters
Table 213: Basic parameter group settings for the VDCPTOV_60 (VDC1-) function
Parameter Operation UBase BlkDiffAtULow UDTrip tTrip Range Off On 0.50 - 2000.00 No Yes 0.0 - 100.0 0.000 - 60.000 Step 0.01 0.1 0.001 Default Off 400.00 Yes 5.0 1.000 Unit kV %UB s Description Operation Off/On Base Voltage Block operation at low voltage Operate level, in % of UBase Time delay for voltage differential operate, in milliseconds Time delay for voltage differential reset, in seconds Input 1 undervoltage level, in % of UBase Input 2 undervoltage level, in % of UBase Reset time for undervoltage block Alarm level, in % of UBase Time delay for voltage differential alarm, in seconds

tReset

0.000 - 60.000

0.001

0.000

U1Low U2Low tBlock UDAlarm tAlarm

0.0 - 100.0 0.0 - 100.0 0.000 - 60.000 0.0 - 100.0 0.000 - 60.000

0.1 0.1 0.001 0.1 0.001

70.0 70.0 0.000 2.0 2.000

%UB %UB s %UB s

Table 214: Advanced parameter group settings for the VDCPTOV_60 (VDC1-) function
Parameter RFL1 Range 0.000 - 3.000 Step 0.001 Default 1.000 Unit Description Ratio compensation factor phase L1 UCap*RFL1=UL1Bus Ratio compensation factor phase L2 UCap*RFL2=UL2Bus Ratio compensation factor phase L3 UCap*RFL3=UL3Bus

RFL2

0.000 - 3.000

0.001

1.000

RFL3

0.000 - 3.000

0.001

1.000

414

Voltage differential protection (PTOV, 60)

Chapter 7 Voltage protection

5.6

Technical data
Table 215: Voltage differential protection (PTOV)
Function Voltage difference for alarm and trip Under voltage level Timers Range or value (0.0100.0) % of Ubase (0.0100.0) % of Ubase (0.00060.000)s Accuracy 0.5 % of Ur 0.5% of Ur 0.5% 10 ms

415

Loss of voltage check (PTUV, 27)

Chapter 7 Voltage protection

Loss of voltage check (PTUV, 27)

Function block name: LOV ANSI number: 27 IEC 61850 logical node name: LOVPTUV IEC 60617 graphical symbol:

6.1

Introduction
The loss of voltage detection, (PTUV, 27), is suitable for use in networks with an automatic System restoration function. The function issues a three-pole trip command to the circuit breaker, if all three phase voltages fall below the set value for a time longer the set time and the circuit breaker remains closed.

6.2

Principle of operation
The operation of LOVPTUV function is based on line voltage measurement. The function is provided with a logic, which automatically recognises if the line was restored for at least tRestore before starting the tTrip timer. All three phases are required to be low before the output TRIP is activated. Start is available on output START. Additionally, the function is automatically blocked if only one or two phase voltages have been detected low for more than tBlock. The LOVPTUV function operates again only if the line has been restored to full voltage for at least tRestore. Operation of the function is also inhibited by fuse failure and open circuit breaker information signals, by their connection to dedicated inputs of the function block. Due to undervoltage conditions being continuous the trip pulse is limited to a length set by setting tPulse. The operation of the function is supervised by the fuse-failure function (VTSU input) and the information about the open position (CBOPEN) of the associated circuit breaker. The BLOCK input can be connected to a binary input of the terminal in order to receive a block command from external devices or can be software connected to other internal functions of the terminal itself in order to receive a block command from internal functions. The function is also blocked when the IED is in TEST status and the function has been blocked from the HMI test menu. (BlockLOV=Yes).

416

Loss of voltage check (PTUV, 27)

Chapter 7 Voltage protection

LOV - LOSS OF VOLTAGE CHECK FUNCTION

TEST TEST-ACTIVE

&
BlockLOV = Yes

LOV-START LOV--BLOCK

>1
Function Enable tTrip tPulse

STUL1N

& &
Latched Enable

LOVTRIP

STUL2N

STUL3N

only 1 or 2 phases are low for at least 10 s (not three)

&

tBlock

>1

LOV--CBOPEN

>1

Reset Enable

&

LOV--VTSU

>1

tRestore t

Set Enable

>1
Line restored for at least 3 s

en07000089.vsd

Figure 199: Simplified diagram of loss of voltage check protection function

417

Loss of voltage check (PTUV, 27)

Chapter 7 Voltage protection

6.3

Function block
LOV1LOVPTUV_27 U3P BLOCK CBOPEN VTSU TRIP START

en07000039.vsd

Figure 200: LOV function block

6.4

Input and output signals

Table 216: Input signals for the LOVPTUV_27 (LOV1-) function block
Signal U3P BLOCK CBOPEN VTSU Description Voltage connection Block the all outputs Circuit breaker open Block from voltage circuit supervision

Table 217: Output signals for the LOVPTUV_27 (LOV1-) function block
Signal TRIP START Description Trip signal Start signal

6.5

Setting parameters
Table 218: Basic parameter group settings for the LOVPTUV_27 (LOV1-) function
Parameter Operation UBase UPE tTrip Range Off On 0.1 - 9999.9 1 - 100 0.000 - 60.000 Step 0.1 1 0.001 Default Off 400.0 70 7.000 Unit kV %UB s Description Operation Off/On Base voltage Operate voltagein% of base voltage Ubase Operate time delay

418

Loss of voltage check (PTUV, 27)

Chapter 7 Voltage protection

Table 219: Advanced parameter group settings for the LOVPTUV_27 (LOV1-) function
Parameter tPulse tBlock Range 0.050 - 60.000 0.000 - 60.000 Step 0.001 0.001 Default 0.150 5.000 Unit s s Description Duration of TRIP pulse Time delay to block when all 3ph voltages are not low Time delay for enable the function after restoration

tRestore

0.000 - 60.000

0.001

3.000

419

Loss of voltage check (PTUV, 27)

Chapter 7 Voltage protection

420

About this chapter

Chapter 8 Frequency protection

Chapter 8 Frequency protection

About this chapter This chapter describes the frequency protection functions. The way the functions work, their setting parameters, function blocks, input and output signals and technical data are included for each function.

421

Underfrequency protection (PTUF, 81)

Chapter 8 Frequency protection

Underfrequency protection (PTUF, 81)

Function block name: TUFxANSI number: 81 IEC 61850 logical node name: SAPTUF IEC 60617 graphical symbol:

f<

1.1

Introduction
Underfrequency occurs as a result of lack of generation in the network. The function can be used for load shedding systems, remedial action schemes, gas turbine start-up etc. The function is provided with an undervoltage blocking. The operation may be based on single phase, phase-to-phase or positive sequence voltage measurement.

1.2

Principle of operation
The underfrequency (TUF) function is used to detect low power system frequency. The function can either have a definite time delay or a voltage magnitude dependent time delay. If the voltage magnitude dependent time delay is applied the time delay will be longer if the voltage is higher and shorter if the voltage is lower. If the frequency remains below the set value for a time period corresponding to the chosen time delay, the corresponding trip signal is issued. To avoid an unwanted trip due to uncertain frequency measurement at low voltage magnitude, a voltage controlled blocking of the function is available, i.e. if the voltage is lower than the set blocking voltage the function is blocked and no start or trip signal is issued.

1.2.1

Measurement principle The fundamental frequency of the measured input voltage is measured continuously, and compared with the set value, StartFrequency. The frequency function is also dependent on the voltage magnitude. If the voltage magnitude decreases the setting IntBlkStVal, the underfrequency function is blocked, and the output BLKDMAGN is issued. All voltage settings are made in percent of the setting UBase, which should be set as a phase-phase voltage in kV. To avoid oscillations of the output start signal, a hysteresis has been included.

1.2.2

Time delay The time delay for the underfrequency function can be either a settable definite time delay or a voltage magnitude dependent time delay, where the time delay depends on the voltage level; a high voltage level gives a longer time delay and a low voltage level causes a short time delay. For the definite time delay, the setting tTrip sets the time delay

422

Underfrequency protection (PTUF, 81)

Chapter 8 Frequency protection

For the voltage dependent time delay the measured voltage level and the settings UNom, UMin, Exponent, tMax and tMin set the time delay according to figure 201 and equation 94. The setting TimerOperation is used to decide what type of time delay to apply. The output STARTDUR, gives the time elapsed from the issue of the start output, in percent of the total operation time available in PST. Trip signal issuing requires that the underfrequency condition continues for at least the user set time delay. If the start condition, with respect to the measured frequency ceases during the delay time, and is not fulfilled again within a user defined reset time, tReset, the start output is reset, after that the defined reset time has elapsed. Here it should be noted that after leaving the hysteresis area, the start condition must be fulfilled again and it is not sufficient for the signal to only return back to the hysteresis area. On the output of the underfrequency function a 100 ms pulse is issued, after a time delay corresponding to the setting of TimeDlyRestore, when the measured frequency returns to the level corresponding to the setting RestoreFreq. 1.2.3 Voltage dependent time delay Since the fundamental frequency in a power system is the same all over the system, except some deviations during power oscillations, another criterion is needed to decide, where to take actions, based on low frequency. In many applications the voltage level is very suitable, and in most cases is load shedding preferable in areas with low voltage. Therefore, a voltage dependent time delay has been introduced, to make sure that load shedding, or other actions, take place at the right location. At constant voltage, U, the voltage dependent time delay is calculated according to equation 94. At non-constant voltage, the actual time delay is integrated in a similar way as for the inverse time characteristic for the undervoltage and overvoltage functions.

U UMin t= UNom UMin

Exponent

( tMax tMin ) + tMin

(Equation 94)

where: t U Exponent UMin, UNom tMax, tMin is the voltage dependent time delay (at constant voltage), is the measured voltage is a setting, are voltage settings corresponding to are time settings.

The inverse time characteristics are shown in figure 201, for:

423

Underfrequency protection (PTUF, 81)

Chapter 8 Frequency protection

UMin UNom tMax tMin Exponent

= 90% = 100% = 1.0 s = 0.0 s = 0, 1, 2, 3 and 4

TimeDlyOperate [s]

Exponenent 2 3
0.5

90

95

100

U [% of UBase]
en05000075.vsd

Figure 201: Voltage dependent inverse time characteristics for the underfrequency function. The time delay to operate is plotted as a function of the measured voltage, for the Exponent = 0, 1, 2, 3, 4 respectively. 1.2.4 Blocking The underfrequency function can be partially or totally blocked, by binary input signals or by parameter settings, where:
BLOCK: BLKTRIP: BLKREST: blocks all outputs blocks the TRIP output blocks the RESTORE output

If the measured voltage level decreases below the setting of IntBlkStVal, both the start and the trip outputs, are blocked. 1.2.5 Design The frequency measuring element continuously measures the frequency of the positive sequence voltage and compares it to the setting StartFrequency. The frequency signal is filtered to avoid transients due to switchings and faults. The time integrator can operate either due to a definite

424

Underfrequency protection (PTUF, 81)

Chapter 8 Frequency protection

delay time or to the special voltage dependent delay time. When the frequency has returned back to the setting of RestoreFreq, the RESTORE output is issued after the time delay TimeDlyRestore. The design of the underfrequency function is schematically described in figure 202.

Block OR Comparator U < IntBlockLevel BLOCK BLKDMAGN

Voltage

Time integrator TimerOperation Mode Selector TimeDlyOperate TimeDlyReset START TRIP Start & Trip Output Logic START

Frequency

Comparator f < StartFrequency

TRIP

100 ms Comparator f > RestoreFreq TimeDlyRestore RESTORE

en05000726.vsd

Figure 202: Schematic design of the underfrequency function

1.3

Function block
TUF1SAPTUF_81 U3P BLOCK BLKTRIP BLKREST TRIP START RESTORE BLKDMAGN Frequency en06000279.vsd

Figure 203: TUF function block

425

Underfrequency protection (PTUF, 81)

Chapter 8 Frequency protection

1.4

Input and output signals

Table 220: Input signals for the SAPTUF_81 (TUF1-) function block
Signal Description

U3P BLOCK BLKTRIP BLKREST

Voltage connection Block of function Blocking operate output. Blocking restore output.

Table 221: Output signals for the SAPTUF_81 (TUF1-) function block
Signal Description

TRIP START RESTORE BLKDMAGN Frequency

Operate/trip signal for frequency. Start/pick-up signal for frequency. Restore signal for load restoring purposes. Blocking indication due to low amplitude. Measured frequency

1.5

Setting parameters
Table 222: Basic parameter group settings for the SAPTUF_81 (TUF1-) function
Parameter Range Step Default Unit Description

Operation UBase StartFrequency IntBlockLevel TimeDlyOperate

Off On 0.05 - 2000.00 35.00 - 75.00 0 - 100 0.000 - 60.000

0.05 0.01 1 0.001

Off 400.00 48.80 50 0.200

kV Hz %UB s

Operation Off / On Base voltage Frequency setting/start value. Internal blocking level in % of UBase. Operate time delay in over/under-frequency mode. Time delay for reset. Restore time delay. Restore frequency if frequency is above frequency value. Setting for choosing timer mode.

TimeDlyReset TimeDlyRestore RestoreFreq

0.000 - 60.000 0.000 - 60.000 45.00 - 65.00

0.001 0.001 0.01

0.000 0.000 50.10

s s Hz

TimerOperation

Definite timer Volt based timer

Definite timer

426

Underfrequency protection (PTUF, 81)

Chapter 8 Frequency protection

Parameter

Range

Step

Default

Unit

Description

UNom

50 - 150

100

%UB

Nominal voltage in % of UBase for voltage based timer. Lower operation limit in % of UBase for voltage based timer. For calculation of the curve form for voltage based timer. Maximum time operation limit for voltage based timer. Minimum time operation limit for voltage based timer.

UMin

50 - 150

90

%UB

Exponent

0.0 - 5.0

0.1

1.0

tMax

0.000 - 60.000

0.001

1.000

tMin

0.000 - 60.000

0.001

1.000

1.6
Function

Technical data
Table 223: Underfrequency protection (PTUF, 81)
Range or value Accuracy 2.0 mHz

Operate value, start function Operate time, start function Reset time, start function Operate time, definite time function Reset time, definite time function Voltage dependent time delay

(35.00-75.00) Hz 100 ms typically 100 ms typically (0.000-60.000)s (0.000-60.000)s Settings: UNom=(50-150)% of Ubase

0.5% + 10 ms 0.5% + 10 ms

Class 5 + 200 ms

U UMin t= UNom UMin

Exponent

( tMax tMin ) + tMin

UMin=(50-150)% of Ubase Exponent=0.0-5.0 tMax=(0.000-60.000)s tMin=(0.000-60.000)s

U=Umeasured

427

Overfrequency protection (PTOF, 81)

Chapter 8 Frequency protection

Overfrequency protection (PTOF, 81)

Function block name: TOFxANSI number: 81 IEC 61850 logical node name: IEC 60617 graphical symbol:

SAPTOF

f>

2.1

Introduction
Overfrequency will occur at sudden load drops or shunt faults in the power network. In some cases close to generating part governor problems can also cause overfrequency. The function can be used for generation shedding, remedial action schemes etc. It can also be used as a sub-nominal frequency stage initiating load restoring. The function is provided with an undervoltage blocking. The operation may be based on single phase, phase-to-phase or positive sequence voltage measurement.

2.2

Principle of operation
The Overfrequency (TOF) function is used to detect high power system frequency. The function has a settable definite time delay. If the frequency remains above the set value for a time period corresponding to the chosen time delay, the corresponding trip signal is issued. To avoid an unwanted trip due to uncertain frequency measurement at low voltage magnitude, a voltage controlled blocking of the function is available, i.e. if the voltage is lower than the set blocking voltage the function is blocked and no start or trip signal is issued.

2.2.1

Measurement principle The fundamental frequency of the positive sequence voltage is measured continuously, and compared with the set value, StartFrequency. The frequency function is also dependent on the voltage magnitude. If the voltage magnitude decreases below the setting IntBlkStVal, the overfrequency function is blocked, and the output BLKDMAGN is issued. All voltage settings are made in percent of the UBase, which should be set as a phase-phase voltage in kV. To avoid oscillations of the output start signal, a hysteresis has been included. Time delay The time delay for the overfrequency function is a settable definite time delay, specified by the setting tTrip. The output STARTDUR, gives the time elapsed from the issue of the start output, in percent of the total operation time available in PST. Trip signal issuing requires that the overfrequency condition continues for at least the user set time delay. If the start condition, with respect to the measured frequency ceases during the delay time, and is not fulfilled again within a user defined reset time, tReset, the start output is reset,

2.2.2

428

Overfrequency protection (PTOF, 81)

Chapter 8 Frequency protection

after that the defined reset time has elapsed. Here it should be noted that after leaving the hysteresis area, the start condition must be fulfilled again and it is not sufficient for the signal to only return back to the hysteresis area. 2.2.3 Blocking The overfrequency function can be partially or totally blocked, by binary input signals or by parameter settings, where:
TOF-BLOCK: TOF-BLKTRIP: blocks all outputs blocks the TOF-TRIP output

If the measured voltage level decreases below the setting of IntBlkStVal, both the start and the trip outputs, are blocked. 2.2.4 Design The frequency measuring element continuously measures the frequency of the positive sequence voltage and compares it to the setting StartFrequency. The frequency signal is filtered to avoid transients due to switchings and faults in the power system. The time integrator operates due to a definite delay time. The design of the overfrequency function is schematically described in figure 204.

BLOCK BLKTRIP OR Comparator U < IntBlockLevel Start & Trip Output Logic BLOCK BLKDMAGN

Voltage

Time integrator Definite Time Delay START

START

Frequency

Comparator f > StartFrequency

TimeDlyOperate TRIP TimeDlyReset TRIP

en05000735.vsd

Figure 204: Schematic design of the overfrequency function

429

Overfrequency protection (PTOF, 81)

Chapter 8 Frequency protection

2.3

Function block
TOF1SAPTOF_81 U3P BLOCK BLKTRIP TRIP START BLKDMAGN Frequency en06000280.vsd

Figure 205: TOF function block

2.4

Input and output signals

Table 224: Input signals for the SAPTOF_81 (TOF1-) function block
Signal Description

U3P BLOCK BLKTRIP

Voltage connection Block of function Blocking operate output.

Table 225: Output signals for the SAPTOF_81 (TOF1-) function block
Signal Description

TRIP START BLKDMAGN Frequency

Operate/trip signal for frequency. Start/pick-up signal for frequency. Blocking indication due to low amplitude. Measured frequency

2.5

Setting parameters
Table 226: Basic parameter group settings for the SAPTOF_81 (TOF1-) function
Parameter Range Step Default Unit Description

Operation UBase StartFrequency IntBlockLevel TimeDlyOperate

Off On 0.05 - 2000.00 35.00 - 75.00 0 - 100 0.000 - 60.000

0.05 0.01 1 0.001

Off 400.00 51.20 50 0.000

kV Hz %UB s

Operation Off / On Base voltage Frequency setting/start value. Internal blocking level in % of UBase. Operate time delay in over/under-frequency mode. Time delay for reset.

TimeDlyReset

0.000 - 60.000

0.001

0.000

430

Overfrequency protection (PTOF, 81)

Chapter 8 Frequency protection

2.6

Technical data
Table 227: Overfrequency protection (PTOF, 81)
Function Range or value Accuracy 2.0 mHz

Operate value, start function Operate time, start function Reset time, start function Operate time, definite time function Reset time, definite time function

(35.00-75.00) Hz 100 ms typically 100 ms typically (0.000-60.000)s (0.000-60.000)s

0.5% + 10 ms 0.5% + 10 ms

431

Rate-of-change frequency protection (PFRC, 81)

Chapter 8 Frequency protection

Rate-of-change frequency protection (PFRC, 81)

Function block name: RCFxANSI number: 81 IEC 61850 logical node name: IEC 60617 graphical symbol:

SAPFRC

df/dt > <

3.1

Introduction
Rate of change of frequency function gives an early indication of a main disturbance in the system. The function can be used for generation shedding, load shedding, remedial action schemes etc. The function is provided with an undervoltage blocking. The operation may be based on single phase, phase-to-phase or positive sequence voltage measurement. Each step can discriminate between positive or negative change of frequency.

3.2

Principle of operation
The rate-of-change of frequency (RCF) function is used to detect fast power system frequency changes, increase as well as decrease, at an early stage. The function has a settable definite time delay. If the rate-of-change of frequency remains below the set value, for negative rate-of-change, for a time period equal to the chosen time delay, the trip signal is issued. If the rate-of-change of frequency remains above the set value, for positive rate-of-change, for a time period equal to the chosen time delay, the trip signal is issued. To avoid an unwanted trip due to uncertain frequency measurement at low voltage magnitude, a voltage controlled blocking of the function is available, i.e. if the voltage is lower than the set blocking voltage, the function is blocked and no start or trip signal is issued. If the frequency recovers, after a frequency decrease, a restore signal is issued.

3.2.1

Measurement principle The rate-of-change of the fundamental frequency of the selected voltage is measured continuously, and compared with the set value, StartFreqGrad. The rate-of-change of frequency function is also dependent on the voltage magnitude. If the voltage magnitude decreases below the setting IntBlockLevel, the rate-of-change of frequency function is blocked, and the output BLKDMAGN is issued. The sign of the setting StartFreqGrad, controls if the rate-of-change of frequency function reacts on a positive or on a negative change in frequency. If the rate-of-change of frequency function is used for decreasing frequency, i.e. the setting StartFreqGrad has been given a negative value, and a trip signal has been issued, then a 100 ms pulse is issued on the RESTORE output, when the frequency recovers to a value higher than the setting RestoreFreq. A positive setting of StartFreqGrad, sets the rate-of-change of frequency function to start and trip for frequency increases.

432

Rate-of-change frequency protection (PFRC, 81)

Chapter 8 Frequency protection

To avoid oscillations of the output start signal, a hysteresis has been included. 3.2.2 Time delay The rate-of-change of frequency function has a settable definite time delay, tTrip. The output STARTDUR, gives the time elapsed from the issue of the start output, in percent of the total operation time. Trip signal issuing requires that the rate-of-change of frequency condition continues for at least the user set time delay, tTrip. If the start condition, with respect to the measured frequency ceases during the delay time, and is not fulfilled again within a user defined reset time, tReset, the start output is reset, after that the defined reset time has elapsed. Here it should be noted that after leaving the hysteresis area, the start condition must be fulfilled again and it is not sufficient for the signal to only return back into the hysteresis area. The RESTORE output of the rate-of-change of frequency function is set, after a time delay equal to the setting of tRestore, when the measured frequency has returned to the level corresponding to RestoreFreq, after an issue of the TRIP output signal. If tRestore is set to 0.000 s the restore functionality is disabled, and no output will be given. The restore functionality is only active for lowering frequency conditions and the restore sequence is disabled if a new negative frequency gradient is detected during the restore period, defined by the settings RestoreFreq and tRestore. 3.2.3 Blocking The rate-of-change of frequency function can be partially or totally blocked, by binary input signals or by parameter settings, where:
BLOCK: BLKTRIP: BLKREST: blocks all outputs blocks the TRIP output blocks the RESTORE output

If the measured voltage level decreases below the setting of IntBlockLevel, both the start and the trip outputs, are blocked. 3.2.4 Design The rate-of-change of frequency measuring element continuously measures the frequency of the selected voltage and compares it to the setting StartFreqGrad. The frequency signal is filtered to avoid transients due to power system switchings and faults. The time integrator operates with a definite delay time. When the frequency has returned back to the setting of RestoreFreq, the RESTORE output is issued after the time delay tRestore, if the TRIP signal has earlier been issued. The sign of the setting StartFreqGrad is essential, and controls if the function is used for raising or lowering frequency conditions. The design of the rate-of-change of frequency function is schematically described in figure 206.

433

Rate-of-change frequency protection (PFRC, 81)

Chapter 8 Frequency protection

BLOCK BLKTRIP BLKRESET OR BLOCK

Voltage

Comparator U < IntBlockLevel Start & Trip Output Logic

BLKDMAGN

Rate-of-Change of Frequency

Comparator If [StartFreqGrad<0 START AND df/dt < StartFreqGrad] OR [StartFreqGrad>0 AND df/dt > StartFreqGrad] Then START

Time integrator Definite Time Delay TimeDlyOperate TimeDlyReset

START

TRIP

100 ms Frequency Comparator f > RestoreFreq TimeDlyRestore RESTORE

en05000835.vsd

Figure 206: Schematic design of the rate-of-change of frequency function

3.3

Function block
RCF1SAPFRC_81 U3P BLOCK BLKTRIP BLKREST TRIP START RESTORE BLKDMAGN en06000281.vsd

Figure 207: RCF function block

434

Rate-of-change frequency protection (PFRC, 81)

Chapter 8 Frequency protection

3.4

Input and output signals

Table 228: Input signals for the SAPFRC_81 (RCF1-) function block
Signal Description

U3P BLOCK BLKTRIP BLKREST

Group signal for voltage input Block of function Blocking operate output. Blocking restore output.

Table 229: Output signals for the SAPFRC_81 (RCF1-) function block
Signal Description

TRIP START RESTORE BLKDMAGN

Operate/trip signal for frequencyGradient Start/pick-up signal for frequencyGradient Restore signal for load restoring purposes. Blocking indication due to low amplitude.

3.5

Setting parameters
Table 230: Basic parameter group settings for the SAPFRC_81 (RCF1-) function
Parameter Range Step Default Unit Description

Operation UBase

Off On 0.05 - 2000.00

0.05

Off 400.00

kV

Operation Off / On Base setting for the phase-phase voltage in kV Frequency gradient start value. Sign defines direction. Internal blocking level in % of UBase. Operate time delay in pos./neg. frequency gradient mode. Restore frequency if frequency is above frequency value (Hz) Restore time delay. Time delay for reset.

StartFreqGrad

-10.00 - 10.00

0.01

0.50

Hz/s

IntBlockLevel tTrip

0 - 100 0.000 - 60.000

1 0.001

50 0.200

%UB s

RestoreFreq

45.00 - 65.00

0.01

49.90

Hz

tRestore tReset

0.000 - 60.000 0.000 - 60.000

0.001 0.001

0.000 0.000

s s

435

Rate-of-change frequency protection (PFRC, 81)

Chapter 8 Frequency protection

3.6

Technical data
Table 231: Rate-of-change frequency protection (PFRC, 81)
Function Range or value Accuracy 10.0 mHz/s 1.0% of Ur

Operate value, start function Operate value, internal blocking level Operate time, start function

(-10.00-10.00) Hz/s (0-100)% of Ubase 100 ms typically

436

About this chapter

Chapter 9 Multipurpose protection

Chapter 9 Multipurpose protection

About this chapter This chapter describes Multipurpose protection and includes the General current and voltage function. The way the functions work, their setting parameters, function blocks, input and output signals and technical data are included for each function.

437

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

General current and voltage protection (GAPC)

Function block name: GFxxANSI number: 46, 51, 67, 51N, 67N, 27, 59, 21, 40 IEC 60617 graphical symbol:

I<

I>

IEC 61850 logical node name: CVGAPC

U<

U>

1.1

Introduction
The protection module is recommended as a general backup protection with many possible application areas due to its flexible measuring and setting facilities. The built-in overcurrent protection feature has two settable current levels. Both of them can be used either with definite time or inverse time characteristic. The overcurrent protection steps can be made directional with selectable voltage polarizing quantity. Additionally they can be voltage and/or current controlled/restrained. 2nd harmonic restraining facility is available as well. At too low polarizing voltage the overcurrent feature can be either blocked, made non directional or ordered to use voltage memory in accordance with a parameter setting. Additionally two overvoltage and two undervoltage steps, either with definite time or inverse time characteristic, are available within each function. The general function suits applications with underimpedance and voltage controlled overcurrent solutions. The general function can also be utilized for generator transformer protection applications where positive, negative or zero sequence components of current and voltage quantities is typically required.

1.1.1

Inadvertent generator energization When the generator is taken out of service, and non-rotating, there is a risk that the generator circuit breaker flashes over or is closed by mistake. To prevent damages on the generator or turbine, it is essential that high speed tripping is provided in case of inadvertent energization of the generator. This tripping should be almost instantaneous (< 100 ms).

438

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

There is a risk that the current into the generator at inadvertent energization will be limited so that the normal overcurrent or underimpedance protection will not detect the dangerous situation. The delay of these protection functions might be too long. For big and important machines, fast protection against inadvertent energizing should, therefore, be included in the protective scheme.

1.2
1.2.1

Principle of operation
Measured quantities within the function The function is always connected to three-phase current and three-phase voltage input in the configuration tool, but it will always measure only one current and one voltage quantity selected by the end user in the setting tool. The user can select to measure one of the current quantities shown in table 232.
Table 232: Current selection for the GF function
Set value for the parameter CurrentInput

Comment

1 2 3 4 5 6 7 8 9

Phase1 Phase2 Phase3 PosSeq NegSeq 3ZeroSeq MaxPh MinPh UnbalancePh

GF function will measure the phase L1 current phasor GF function will measure the phase L2 current phasor GF function will measure the phase L3 current phasor GF function will measure internally calculated positive sequence current phasor GF function will measure internally calculated negative sequence current phasor GF function will measure internally calculated zero sequence current phasor multiplied by factor 3 GF function will measure current phasor of the phase with maximum magnitude GF function will measure current phasor of the phase with minimum magnitude GF function will measure magnitude of unbalance current, which is internally calculated as the algebraic magnitude difference between the current phasor of the phase with maximum magnitude and current phasor of the phase with minimum magnitude. Phase angle will be set to 0 all the time GF function will measure the current phasor internally calculated as the vector difference between the phase L1 current phasor and phase L2 current phasor (i.e. IL1-IL2)

10

Phase1-Phase2

439

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Set value for the parameter CurrentInput

Comment

11

Phase2-Phase3

GF function will measure the current phasor internally calculated as the vector difference between the phase L2 current phasor and phase L3 current phasor (i.e. IL2-IL3) GF function will measure the current phasor internally calculated as the vector difference between the phase L3 current phasor and phase L1 current phasor (i.e. IL3-IL1) GF function will measure ph-ph current phasor with the maximum magnitude GF function will measure ph-ph current phasor with the minimum magnitude GF function will measure magnitude of unbalance current, which is internally calculated as the algebraic magnitude difference between the ph-ph current phasor with maximum magnitude and ph-ph current phasor with minimum magnitude. Phase angle will be set to 0 all the time

12

Phase3-Phase1

13 14 15

MaxPh-Ph MinPh-Ph UnbalancePh-Ph

The user can select to measure one of the voltage quantities shown in table 233:
Table 233: Voltage selection for the GF function
Set value for the parameter VoltageInput

Comment

1 2 3 4 5

Phase1 Phase2 Phase3 PosSeq -NegSeq

GF function will measure the phase L1 voltage phasor GF function will measure the phase L2 voltage phasor GF function will measure the phase L3 voltage phasor GF function will measure internally calculated positive sequence voltage phasor GF function will measure internally calculated negative sequence voltage phasor. This voltage phasor will be intentionally rotated for 180 in order to enable easier settings for the directional feature when used. GF function will measure internally calculated zero sequence voltage phasor multiplied by factor 3. This voltage phasor will be intentionally rotated for 180 in order to enable easier settings for the directional feature when used. GF function will measure voltage phasor of the phase with maximum magnitude GF function will measure voltage phasor of the phase with minimum magnitude GF function will measure magnitude of unbalance voltage, which is internally calculated as the algebraic magnitude difference between the voltage phasor of the phase with maximum magnitude and voltage phasor of the phase with minimum magnitude. Phase angle will be set to 0 all the time GF function will measure the voltage phasor internally calculated as the vector difference between the phase L1 voltage phasor and phase L2 voltage phasor (i.e. UL1-UL2)

-3ZeroSeq

7 8 9

MaxPh MinPh UnbalancePh

10

Phase1-Phase2

440

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Set value for the parameter VoltageInput

Comment

11

Phase2-Phase3

GF function will measure the voltage phasor internally calculated as the vector difference between the phase L2 voltage phasor and phase L3 voltage phasor (i.e. UL2-UL3) GF function will measure the voltage phasor internally calculated as the vector difference between the phase L3 voltage phasor and phase L1 voltage phasor (i.e. UL3-UL1) GF function will measure ph-ph voltage phasor with the maximum magnitude GF function will measure ph-ph voltage phasor with the minimum magnitude GF function will measure magnitude of unbalance voltage, which is internally calculated as the algebraic magnitude difference between the ph-ph voltage phasor with maximum magnitude and ph-ph voltage phasor with minimum magnitude. Phase angle will be set to 0 all the time

12

Phase3-Phase1

13 14 15

MaxPh-Ph MinPh-Ph UnbalancePh-Ph

It is important to notice that the voltage selection from table 233 is always applicable regardless the actual external VT connections. The three-phase VT inputs can be connected to IED as either three phase-to-ground voltages UL1, UL2 & UL3 or three phase-to-phase voltages UL1L2, UL2L3 & UL3L1). This information about actual VT connection is entered as a setting parameter for the pre-processing block, which will then take automatic care about it. The user can select one of the current quantities shown in table 234 for built-in current restraint feature:
Table 234: Restraint current selection for the GF function
Set value for the parameter RestrComment Curr

1 2 3 4

PosSeq NegSeq 3ZeroSeq MaxPh

GF function will measure internally calculated positive sequence current phasor GF function will measure internally calculated negative sequence current phasor GF function will measure internally calculated zero sequence current phasor multiplied by factor 3 GF function will measure current phasor of the phase with maximum magnitude

1.2.2

Base quantities for GF function The parameter settings for the base quantities, which represent the base (i.e. 100%) for pickup levels of all measuring stages shall be entered as setting parameters for every GF function. Base current shall be entered as: 1. rated phase current of the protected object in primary amperes, when the measured Current Quantity is selected from 1 to 9, as shown in table 232.

441

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

2. rated phase current of the protected object in primary amperes multiplied by 3 (i.e. 1,732 x Iphase), when the measured Current Quantity is selected from 10 to 15, as shown in table 232. Base voltage shall be entered as: 1. rated phase-to-ground voltage of the protected object in primary kV, when the measured Voltage Quantity is selected from 1 to 9, as shown in table 233. 2. rated phase-to-phase voltage of the protected object in primary kV, when the measured Voltage Quantity is selected from 10 to 15, as shown in table 233. 1.2.3 Built-in overcurrent protection steps Two overcurrent protection steps are available. They are absolutely identical and therefore only one will be explained here. Overcurrent step simply compares the magnitude of the measured current quantity (see table 232) with the set pickup level. Non-directional overcurrent step will pickup if the magnitude of the measured current quantity is bigger than this set level. Reset ratio is settable, with default value of 0.96. However depending on other enabled built-in features this overcurrent pickup might not cause the overcurrent step start signal. Start signal will only come if all of the enabled built-in features in the overcurrent step are fulfilled at the same time. Second harmonic feature The overcurrent protection step can be restrained by a second harmonic component in the measured current quantity (see table 232). However it shall be noted that this feature is not applicable when one of the following measured currents is selected: PosSeq (i.e. positive sequence current) NegSeq (i.e. negative sequence current) UnbalancePh (i.e. unbalance phase current) UnbalancePh-Ph (i.e. unbalance ph-ph current)

This feature will simple prevent overcurrent step start if the second-to-first harmonic ratio in the measured current exceeds the set level. Directional feature The overcurrent protection step operation can be can be made dependent on the relevant phase angle between measured current phasor (see table 232) and measured voltage phasor (see table 233). In protection terminology it means that the PGPF function can be made directional by enabling this built-in feature. In that case overcurrent protection step will only operate if the current flow is in accordance with the set direction (i.e. Forward, which means towards the protected object, or Reverse, which means from the protected object). For this feature it is of the outmost importance to understand that the measured voltage phasor (see table 233) and measured current phasor (see table 232) will be used for directional decision. Therefore it is the sole responsibility of the end user to select the appropriate current and voltage signals in order to get a proper directional decision. The PGPF function will NOT do this automatically. It will just simply use the current and voltage phasors selected by the end user to check for the directional criteria.

442

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Table 235 gives an overview of the typical choices (but not the only possible ones) for these two quantities for traditional directional relays.
Table 235: Typical current and voltage choices for directional feature
Set value for the parameter CurrentInput Set value for the parameter VoltageInput

Comment

PosSeq

PosSeq

Directional positive sequence overcurrent function is obtained. Typical setting for RCADir is from -45 to -90 depending on the power Directional negative sequence overcurrent function is obtained. Typical setting for RCADir is from -45 to -90 depending on the power system voltage level (i.e. X/R ratio) Directional zero sequence overcurrent function is obtained. Typical setting for RCADir is from 0 to -90 depending on the power system earthing (i.e. solidly earthed, earthed via resistor, etc.) Directional overcurrent function for the first phase is obtained. Typical setting for RCADir is +30 or +45 Directional overcurrent function for the second phase is obtained. Typical setting for RCADir is +30 or +45 Directional overcurrent function for the third phase is obtained. Typical setting for RCADir is +30 or +45

NegSeq

-NegSeq

3ZeroSeq

-3ZeroSeq

Phase1 Phase2 Phase3

Phase2-Phase3 Phase3-Phase1 Phase1-Phase2

Unbalance current or voltage measurement shall not be used when the directional feature is enabled. Two types of directional measurement principles are available, I & U and IcosPhi&U. The first principle, referred to as "I & U" in the parameter setting tool, checks that: the magnitude of the measured current is bigger than the set pick-up level the phasor of the measured current is within the operating region (defined by the relay operate angle, ROADir parameter setting; see figure 208).

443

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

U=-3U0 RCADir Ipickup ROADir I=3Io

Operate region mta line

en05000252.vsd

where:
RCADir ROADir

is -75 is 50

Figure 208: I & U directional operating principle for the GF function The second principle, referred to as "IcosPhi&U" in the parameter setting tool, checks that: that the product Icos() is bigger than the set pick-up level, where is angle between the current phasor and the mta line that the phasor of the measured current is within the operating region (defined by the Icos() straight line and the relay operate angle, ROADir parameter setting; see figure 208).

444

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

RCADir Ipickup ROADir I=3Io

U=-3U0

Operate region mta line

en05000253.vsd

where: RCADir ROADir is -75 is 50

Figure 209: GF, IcosPhi&U directional operating principle Note that it is possible to decide by a parameter setting how the directional feature shall behave when the magnitude of the measured voltage phasor falls below the pre-set value. User can select one of the following three options: Non-directional (i.e. operation allowed for low magnitude of the reference voltage) Block (i.e. operation prevented for low magnitude of the reference voltage) Memory (i.e. memory voltage shall be used to determine direction of the current)

It shall also be noted that the memory duration is limited in the algorithm to 100 ms. After that time the current direction will be locked to the one determined during memory time and it will re-set only if the current fails below set pickup level or voltage goes above set voltage memory limit. Voltage restraint/control feature The overcurrent protection step operation can be can be made dependent of a measured voltage quantity (see table 233). Practically then the pickup level of the overcurrent step is not constant but instead decreases with the decrease in the magnitude of the measured voltage quantity. Two different types of dependencies are available: Voltage restraint overcurrent (when setting parameter VDepMode_OC1=Slope)

445

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

OC1 Stage Pickup Level

StartCurr_OC1

VDepFact_OC1 * StartCurr_OC1

ULowLimit_OC1

UHighLimit_OC1 Selected Voltage Magnitude

en05000324.vsd

Figure 210: Example for OC1 step current pickup level variation as function of measured voltage magnitude in Slope mode of operation Voltage controlled overcurrent (when setting parameter VDepMode_OC1=Step has value = step)

OC1 Stage Pickup Level

StartCurr_OC1

VDepFact_OC1 * StartCurr_OC1

UHighLimit_OC1

Selected Voltage Magnitude

en05000323.vsd

Figure 211: Example for OC1 step current pickup level variation as function of measured voltage magnitude in Step mode of operation

446

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

This feature will simple change the set overcurrent pickup level in accordance with magnitude variations of the measured voltage. It shall be noted that this feature will as well affect the pickup current value for calculation of operate times for IDMT curves (i.e. overcurrent with IDMT curve will operate faster during low voltage conditions). Current restraint feature The overcurrent protection step operation can be can be made dependent of a restraining current quantity (see table 234). Practically then the pickup level of the overcurrent step is not constant but instead increases with the increase in the magnitude of the restraining current.

IMeasured
e at er p O ea ar
e Co s tr e I>R str Ire ff* ain

IsetHigh

IsetLow

atan(RestrCoeff) Restraint
en05000255.vsd

Figure 212: Current pickup variation with restraint current magnitude This feature will simple prevent overcurrent step to start if the magnitude of the measured current quantity is smaller than the set percentage of the restrain current magnitude. However this feature will not affect the pickup current value for calculation of operate times for IDMT curves. This means that the IDMT curve operate time will not be influenced by the restrain current magnitude. When set, the start signal will start definite time delay or inverse (i.e. IDMT) time delay in accordance with the end user setting. If the start signal has value one for longer time than the set time delay, the overcurrent step will set its trip signal to one. Reset of the start and trip signal can be instantaneous or time delay in accordance with the end user setting. 1.2.4 Built-in undercurrent protection steps Two undercurrent protection steps are available. They are absolutely identical and therefore only one will be explained here. Undercurrent step simply compares the magnitude of the measured current quantity (see table 232) with the set pickup level. The undercurrent step will pickup and set its start signal to one if the magnitude of the measured current quantity is smaller than this set level. The start signal will start definite time delay with set time delay. If the start signal has

447

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

value one for longer time than the set time delay the undercurrent step will set its trip signal to one. Reset of the start and trip signal can be instantaneous or time delay in accordance with the setting. 1.2.5 Built-in overvoltage protection steps Two overvoltage protection steps are available. They are absolutely identical and therefore only one will be explained here. Overvoltage step simply compares the magnitude of the measured voltage quantity (see table 233) with the set pickup level. The overvoltage step will pickup if the magnitude of the measured voltage quantity is bigger than this set level. Reset ratio is settable, with default value of 0.99. The start signal will start definite time delay or inverse (i.e. IDMT) time delay in accordance with the end user setting. If the start signal has value one for longer time than the set time delay, the overvoltage step will set its trip signal to one. Reset of the start and trip signal can be instantaneous or time delay in accordance with the end user setting. 1.2.6 Built-in undervoltage protection steps Two undervoltage protection steps are available. They are absolutely identical and therefore only one will be explained here. Undervoltage step simply compares the magnitude of the measured voltage quantity (see table 233 with the set pickup level. The undervoltage step will pickup if the magnitude of the measured voltage quantity is smaller than this set level. Reset ratio is settable, with default value of 1.01. The start signal will start definite time delay or inverse (i.e. IDMT) time delay in accordance with the end user setting. If the start signal has value one for longer time than the set time delay, the undervoltage step will set its trip signal to one. Reset of the start and trip signal can be instantaneous or time delay in accordance with the end user setting. 1.2.7 Inadvertent generator energization The inadvertent energization function is realized by means of the general current and voltage protection function (CAGVPC). The function is configured as shown in figure 213.

448

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

CVGAPC 3IP 3UP TROC1

TROV1 1 TRUV1 BLKOC1

en06000497.vsd

Figure 213: Configuration of the inadvertent energization function The setting of the general current and voltage function (typical values) is done as shown in table 236.

449

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Table 236: The setting of the general current and voltage function
Measured Quantity Undervoltage U< Pickup in % of generator rating Time delay in seconds

Maximum < 70% generator Phase to Phase voltage Maximum > 85% generator Phase to Phase voltage Maximum > 50% generator Phase current

10.0 s

Overvoltage U>

1.0 s

Overcurrent I>

0.05 s

In normal operation the overvoltage trip signal is activated and the undervotage trip signal is deactivated. This means that the overcurrent function is blocked. When the generator is taken out of service the generator voltage gets low. The overvoltage trip signal will be deactivated and the undervoltage trip signal will be activated after the set delay. At this moment the block signal to the overcurrent function will be deactivated. It the generator is energized at stand still conditions, i.e. when the voltage is zero, the overcurrent function will operate after the short set delay if the generator current is larger than the set value. When the generator is started the overvoltage trip signal will be activared the set time delay after the moment when the voltage has reached the set value. At this moment the blocking of the overcurrent function is activated. The delay of the undervoltage function will prevent false operation at short circuits in the external power grid. 1.2.8 Logic diagram The simplified internal logics, for the PGPF function are shown in the following figures.

450

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

REx670
ADM PGPF function
Current and voltage selection settings

Phasor calculation of individual currents

A/D conversion scaling with CT ratio

Phasors & samples

Selection of which current and voltage shall be given to the built-in protection elements

Selected current Selected voltage

Restraint current selection

A/D conversion scaling with CT ratio

Phasor calculation of individual voltages

Selection of restraint current

Selected restraint current

Phasors & samples

en05000169.vsd

Figure 214: Treatment of measured currents within IED for PGPF function Figure 214 shows how internal treatment of measured currents is done for multipurpose protection function The following currents and voltages are inputs to the multipurpose protection function. They must all be expressed in true power system (primary) Amperes and kilovolts. 1. Instantaneous values (samples) of currents & voltages from one three-phase current and one three-phase voltage input. 2. Fundamental frequency phasors from one three-phase current and one three-phase voltage input calculated by the pre-processing modules. 3. Sequence currents & voltages from one three-phase current and one three-phase voltage input calculated by the pre-processing modules. The multipurpose protection function: 1. Selects one current from the three phase input system (see table 237) for internally measured current. 2. Selects one voltage from the three phase input system (see table 238) for internally measured voltage. 3. Selects one current from the three phase input system (see table 238) for internally measured restraint current.

451

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

CURRENT

UC1
Selected current

2nd Harmonic restraint UC2 2 Harmonic restraint

nd

TRUC1

STUC2 TRUC2

STOC1

OC1 2nd Harmonic restraint

Selected restraint current

TROC1

BLK2ND

Current restraint Directionality Voltage control / restraint

DIROC1

OC2 2nd Harmonic restraint Current restraint Directionality Voltage control / restraint 1

STOC2 TROC2

UDIRLOW DIROC2

STOV1

OV1

TROV1 STOV2

OV2

TROV2 STUV1

Selected voltage

UV1

TRUV1 STUV2

UV2

TRUV2

VOLTAGE

en05000170.vsd

Figure 215: PGPF function main logic diagram for built in protection elements Logic in figure 215 can be summarized as follows:

452

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

1. The selected currents and voltage are given to built-in protection elements. Each protection element and step makes independent decision about status of its START and TRIP output signals. 2. More detailed internal logic for every protection element is given in the following four figures 3. Common START and TRIP signals from all built-in protection elements & steps (internal OR logic) are available from multipurpose function as well.

Enable second harmonic

Second harmonic check

DEF time selected

DEF
OR

BLKTROC 1

AND

TROC1

Selected current

a a>b b

OC1=On BLKOC1

StartCurr_OC1

AND

STOC1

Inverse Voltage control or restraint feature Directionality check DIR_OK Inverse time selected

Selected voltage

Selected restrain current

Current Restraint Feature Imeasured > k Irestraint

en05000831.vsd

Figure 216: Simplified internal logic diagram for built-in first overcurrent step i.e. OC1 (step OC2 has the same internal logic)

453

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Bin input: BLKUC1TR

Selected current

a b>a b

DEF

AND

TRUC1

StartCurr_UC1

AND

Operation_UC1=On Bin input: BLKUC1

STUC1

en05000750.vsd

Figure 217: Simplified internal logic diagram for built-in first undercurrent step i.e. UC1 (step UC2 has the same internal logic)

DEF time selected Selected voltage

DEF

BLKTROV1

AND

TROV1

OR
a a>b b

StartVolt_OV1

AND
Inverse

STOV1

Operation_OV1=On BLKOV1 Inverse time selected

en05000751.vsd

Figure 218: Simplified internal logic diagram for built-in first overvoltage step i.e.OV1 (step OV2 has the same internal logic)

454

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

DEF time selected Selected voltage

DEF OR

BLKTRUV 1

AND

TRUV1

a b>a b

StartVolt_UV1

AND

STUV1

Inverse Operation_UV1=On BLKUV1 Inverse time selected

en05000752.vsd

Figure 219: Simplified internal logic diagram for built-in first undervoltage step i.e.UV1 (step UV2 has the same internal logic)

1.3

Function block
GF01CVGAPC I3P U3P BLOCK BLKOC1 BLKOC1TR ENMLTOC1 BLKOC2 BLKOC2TR ENMLTOC2 BLKUC1 BLKUC1TR BLKUC2 BLKUC2TR BLKOV1 BLKOV1TR BLKOV2 BLKOV2TR BLKUV1 BLKUV1TR BLKUV2 BLKUV2TR TRIP TROC1 TROC2 TRUC1 TRUC2 TROV1 TROV2 TRUV1 TRUV2 START STOC1 STOC2 STUC1 STUC2 STOV1 STOV2 STUV1 STUV2 BLK2ND DIROC1 DIROC2 UDIRLOW CURRENT ICOSFI VOLTAGE UIANGLE en05000372.vsd

Figure 220: GF function block

455

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

1.4

Input and output signals

Table 237: Input signals for the CVGAPC (GF01-) function block
Signal Description

I3P U3P BLOCK BLKOC1 BLKOC1TR ENMLTOC1 BLKOC2 BLKOC2TR ENMLTOC2 BLKUC1 BLKUC1TR BLKUC2 BLKUC2TR BLKOV1 BLKOV1TR BLKOV2 BLKOV2TR BLKUV1 BLKUV1TR BLKUV2 BLKUV2TR

Group signal for current input Group signal for voltage input Block of function Block of over current function OC1 Block of trip for over current function OC1 When activated, the current multiplier is in use for OC1 Block of over current function OC2 Block of trip for over current function OC2 When activated, the current multiplier is in use for OC2 Block of under current function UC1 Block of trip for under current function UC1 Block of under current function UC2 Block of trip for under current function UC2 Block of over voltage function OV1 Block of trip for over voltage function OV1 Block of over voltage function OV2 Block of trip for over voltage function OV2 Block of under voltage function UV1 Block of trip for under voltage function UV1 Block of under voltage function UV2 Block of trip for under voltage function UV2

Table 238: Output signals for the CVGAPC (GF01-) function block
Signal Description

TRIP TROC1 TROC2 TRUC1 TRUC2 TROV1 TROV2 TRUV1 TRUV2 START STOC1 STOC2

General trip signal Trip signal from overcurrent function OC1 Trip signal from overcurrent function OC2 Trip signal from undercurrent function UC1 Trip signal from undercurrent function UC2 Trip signal from overvoltage function OV1 Trip signal from overvoltage function OV2 Trip signal from undervoltage function UV1 Trip signal from undervoltage function UV2 General start signal Start signal from overcurrent function OC1 Start signal from overcurrent function OC2

456

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Signal

Description

STUC1 STUC2 STOV1 STOV2 STUV1 STUV2 BLK2ND DIROC1 DIROC2 UDIRLOW CURRENT ICOSFI VOLTAGE UIANGLE

Start signal from undercurrent function UC1 Start signal from undercurrent function UC2 Start signal from overvoltage function OV1 Start signal from overvoltage function OV2 Start signal from undervoltage function UV1 Start signal from undervoltage function UV2 Block from second harmonic detection Directional mode of OC1 (nondir, forward,reverse) Directional mode of OC2 (nondir, forward,reverse) Low voltage for directional polarization Measured current value Measured current multiplied with cos (Phi) Measured voltage value Angle between voltage and current

457

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

1.5

Setting parameters
Table 239: Basic parameter group settings for the CVGAPC (GF01-) function
Parameter Range Step Default Unit Description

Operation CurrentInput

Off On phase1 phase2 phase3 PosSeq NegSeq 3*ZeroSeq MaxPh MinPh UnbalancePh phase1-phase2 phase2-phase3 phase3-phase1 MaxPh-Ph MinPh-Ph UnbalancePh-Ph 1 - 99999 phase1 phase2 phase3 PosSeq -NegSeq -3*ZeroSeq MaxPh MinPh UnbalancePh phase1-phase2 phase2-phase3 phase3-phase1 MaxPh-Ph MinPh-Ph UnbalancePh-Ph 0.05 - 2000.00 Off On 10.0 - 50.0

Off MaxPh

Operation Off / On Select current signal which will be measured inside function

IBase VoltageInput

1 -

3000 MaxPh

A -

Base Current Select voltage signal which will be measured inside function

UBase OperHarmRestr l_2nd/l_fund

0.05 1.0

400.00 Off 20.0

kV %

Base Voltage Operation of 2nd harmonic restrain Off / On Ratio of second to fundamental current harmonic in % Harm analyse disabled above this current level in % of Ibase Enable current restrain function On / Off

BlkLevel2nd

10 - 5000

5000

%IB

EnRestrainCurr

Off On

Off

458

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Parameter

Range

Step

Default

Unit

Description

RestrCurrInput

PosSeq NegSeq 3*ZeroSeq Max 0.00 - 5.00 -180 - 180 1 - 90 0.0 - 5.0

PosSeq

Select current signal which will be used for curr restrain

RestrCurrCoeff RCADir ROADir LowVolt_VM

0.01 1 1 0.1

0.00 -75 75 0.5

Deg Deg %UB

Restraining current coefficient Relay Characteristic Angle Relay Operate Angle Below this level in % of Ubase setting ActLowVolt takes over Operation OC1 Off / On Operate current level for OC1 in % of Ibase Selection of time delay curve type for OC1

Operation_OC1 StartCurr_OC1 CurveType_OC1

Off On 2.0 - 5000.0 ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Programmable RI type RD type 0.00 - 6000.00 0.05 - 999.00

1.0 -

Off 120.0 ANSI Def. Time

%IB -

tDef_OC1 k_OC1

0.01 0.01

0.50 0.30

s -

Independent (definitive) time delay of OC1 Time multiplier for the dependent time delay for OC1 Minimum operate time for IEC IDMT curves for OC1 Control mode for voltage controlled OC1 function

tMin_OC1 VCntrlMode_OC1

0.00 - 6000.00 Voltage control Input control Volt/Input control Off Step Slope

0.01 -

0.05 Off

s -

VDepMode_OC1

Step

Voltage dependent mode OC1 (step, slope)

459

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Parameter

Range

Step

Default

Unit

Description

VDepFact_OC1

0.02 - 5.00

0.01

1.00

Multiplying factor for I pickup when OC1 is U dependent Voltage low limit setting OC1 in % of Ubase Voltage high limit setting OC1 in % of Ubase Enable block of OC1 by 2nd harmonic restrain Directional mode of OC1 (nondir, forward,reverse) Measuring on IandU or IcosPhiandU for OC1 Low voltage level action for Dir_OC1 (Nodir, Blk, Mem) Operation OC2 Off / On Operate current level for OC2 in % of Ibase Selection of time delay curve type for OC2

ULowLimit_OC1 UHighLimit_OC1 HarmRestr_OC1 DirMode_OC1

1.0 - 200.0 1.0 - 200.0 Off On Non-directional Forward Reverse I&U IcosPhi&U Non-directional Block Memory Off On 2.0 - 5000.0 ANSI Ext. inv. ANSI Very inv. ANSI Norm. inv. ANSI Mod. inv. ANSI Def. Time L.T.E. inv. L.T.V. inv. L.T. inv. IEC Norm. inv. IEC Very inv. IEC inv. IEC Ext. inv. IEC S.T. inv. IEC L.T. inv. IEC Def. Time Programmable RI type RD type 0.00 - 6000.00 0.05 - 999.00

0.1 0.1 -

50.0 100.0 Off Non-directional

%UB %UB -

DirPrinc_OC1 ActLowVolt1_VM

I&U Non-directional

Operation_OC2 StartCurr_OC2 CurveType_OC2

1.0 -

Off 120.0 ANSI Def. Time

%IB -

tDef_OC2 k_OC2

0.01 0.01

0.50 0.30

s -

Independent (definitive) time delay of OC2 Time multiplier for the dependent time delay for OC2 Minimum operate time for IEC IDMT curves for OC2

tMin_OC2

0.00 - 6000.00

0.01

0.05

460

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Parameter

Range

Step

Default

Unit

Description

VCntrlMode_OC2

Voltage control Input control Volt/Input control Off Step Slope 0.02 - 5.00

Off

Control mode for voltage controlled OC2 function

VDepMode_OC2 VDepFact_OC2

0.01

Step 1.00

Voltage dependent mode OC2 (step, slope) Multiplying factor for I pickup when OC2 is U dependent Voltage low limit setting OC2 in % of Ubase Voltage high limit setting OC2 in % of Ubase Enable block of OC2 by 2nd harmonic restrain Directional mode of OC2 (nondir, forward,reverse) Measuring on IandU or IcosPhiandU for OC2 Low voltage level action for Dir_OC2 (Nodir, Blk, Mem) Operation UC1 Off / On Enable internal low current level blocking for UC1 Internal low current blocking level for UC1 in % of Ibase Operate undercurrent level for UC1 in % of Ibase Independent (definitive) time delay of UC1 Reset time delay used in IEC Definite Time curve UC1 Enable block of UC1 by 2nd harmonic restrain Operation UC2 Off / On Enable internal low current level blocking for UC2

ULowLimit_OC2 UHighLimit_OC2 HarmRestr_OC2 DirMode_OC2

1.0 - 200.0 1.0 - 200.0 Off On Non-directional Forward Reverse I&U IcosPhi&U Non-directional Block Memory Off On Off On 0 - 150

0.1 0.1 -

50.0 100.0 Off Non-directional

%UB %UB -

DirPrinc_OC2 ActLowVolt2_VM

I&U Non-directional

Operation_UC1 EnBlkLowI_UC1

Off Off

BlkLowCurr_UC1

20

%IB

StartCurr_UC1

2.0 - 150.0

1.0

70.0

%IB

tDef_UC1 tResetDef_UC1

0.00 - 6000.00 0.00 - 6000.00

0.01 0.01

0.50 0.00

s s

HarmRestr_UC1 Operation_UC2 EnBlkLowI_UC2

Off On Off On Off On

Off Off Off

461

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Parameter

Range

Step

Default

Unit

Description

BlkLowCurr_UC2

0 - 150

20

%IB

Internal low current blocking level for UC2 in % of Ibase Operate undercurrent level for UC2 in % of Ibase Independent (definitive) time delay of UC2 Enable block of UC2 by 2nd harmonic restrain Operation OV1 Off / On Operate voltage level for OV1 in % of Ubase Selection of time delay curve type for OV1

StartCurr_UC2

2.0 - 150.0

1.0

70.0

%IB

tDef_UC2 HarmRestr_UC2 Operation_OV1 StartVolt_OV1 CurveType_OV1

0.00 - 6000.00 Off On Off On 2.0 - 200.0 Definite time Inverse curve A Inverse curve B Inverse curve C Prog. inv. curve 0.00 - 6000.00

0.01 0.1 -

0.50 Off Off 150.0 Definite time

s %UB -

tDef_OV1

0.01

1.00

Operate time delay in sec for definite time use of OV1 Minimum operate time for IDMT curves for OV1 Time multiplier for the dependent time delay for OV1 Operation OV2 Off / On Operate voltage level for OV2 in % of Ubase Selection of time delay curve type for OV2

tMin_OV1 k_OV1

0.00 - 6000.00 0.05 - 999.00

0.01 0.01

0.05 0.30

s -

Operation_OV2 StartVolt_OV2 CurveType_OV2

Off On 2.0 - 200.0 Definite time Inverse curve A Inverse curve B Inverse curve C Prog. inv. curve 0.00 - 6000.00

0.1 -

Off 150.0 Definite time

%UB -

tDef_OV2

0.01

1.00

Operate time delay in sec for definite time use of OV2 Minimum operate time for IDMT curves for OV2 Time multiplier for the dependent time delay for OV2 Operation UV1 Off / On

tMin_OV2 k_OV2

0.00 - 6000.00 0.05 - 999.00

0.01 0.01

0.05 0.30

s -

Operation_UV1

Off On

Off

462

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Parameter

Range

Step

Default

Unit

Description

StartVolt_UV1

2.0 - 150.0

0.1

50.0

%UB

Operate undervoltage level for UV1 in % of Ubase Selection of time delay curve type for UV1

CurveType_UV1

Definite time Inverse curve A Inverse curve B Prog. inv. curve 0.00 - 6000.00

Definite time

tDef_UV1

0.01

1.00

Operate time delay in sec for definite time use of UV1 Minimum operate time for IDMT curves for UV1 Time multiplier for the dependent time delay for UV1 Enable internal low voltage level blocking for UV1 Internal low voltage blocking level for UV1 in % of Ubase Operation UV2 Off / On Operate undervoltage level for UV2 in % of Ubase Selection of time delay curve type for UV2

tMin_UV1 k_UV1

0.00 - 6000.00 0.05 - 999.00

0.01 0.01

0.05 0.30

s -

EnBlkLowV_UV1

Off On 0.0 - 5.0

On

BlkLowVolt_UV1

0.1

0.5

%UB

Operation_UV2 StartVolt_UV2

Off On 2.0 - 150.0

0.1

Off 50.0

%UB

CurveType_UV2

Definite time Inverse curve A Inverse curve B Prog. inv. curve 0.00 - 6000.00

Definite time

tDef_UV2

0.01

1.00

Operate time delay in sec for definite time use of UV2 Minimum operate time for IDMT curves for UV2 Time multiplier for the dependent time delay for UV2 Enable internal low voltage level blocking for UV2 Internal low voltage blocking level for UV2 in % of Ubase

tMin_UV2 k_UV2

0.00 - 6000.00 0.05 - 999.00

0.01 0.01

0.05 0.30

s -

EnBlkLowV_UV2

Off On 0.0 - 5.0

On

BlkLowVolt_UV2

0.1

0.5

%UB

463

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Table 240: Advanced parameter group settings for the CVGAPC (GF01-) function
Parameter Range Step Default Unit Description

CurrMult_OC1

1.0 - 10.0

0.1

2.0

Multiplier for scaling the current setting value for OC1 Selection of reset curve type for OC1 Reset time delay used in IEC Definite Time curve OC1 Parameter P for customer programmable curve for OC1 Parameter A for customer programmable curve for OC1 Parameter B for customer programmable curve for OC1 Parameter C for customer programmable curve for OC1 Parameter PR for customer programmable curve for OC1 Parameter TR for customer programmable curve for OC1 Parameter CR for customer programmable curve for OC1 Multiplier for scaling the current setting value for OC2 Selection of reset curve type for OC2 Reset time delay used in IEC Definite Time curve OC2 Parameter P for customer programmable curve for OC2 Parameter A for customer programmable curve for OC2

ResCrvType_OC1

Instantaneous IEC Reset ANSI reset 0.00 - 6000.00

Instantaneous

tResetDef_OC1

0.01

0.00

P_OC1

0.0001 - 10.0000

0.0001 0.0200

A_OC1

0.0000 - 999.0000

0.0001 0.1400

B_OC1

0.0000 - 99.0000

0.0001 0.0000

C_OC1

0.0000 - 1.0000

0.0001 1.0000

PR_OC1

0.005 - 3.000

0.001

0.500

TR_OC1

0.005 - 600.000

0.001

13.500

CR_OC1

0.1 - 10.0

0.1

1.0

CurrMult_OC2

1.0 - 10.0

0.1

2.0

ResCrvType_OC2

Instantaneous IEC Reset ANSI reset 0.00 - 6000.00

Instantaneous

tResetDef_OC2

0.01

0.00

P_OC2

0.0001 - 10.0000

0.0001 0.0200

A_OC2

0.0000 - 999.0000

0.0001 0.1400

464

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Parameter

Range

Step

Default

Unit

Description

B_OC2

0.0000 - 99.0000

0.0001 0.0000

Parameter B for customer programmable curve for OC2 Parameter C for customer programmable curve for OC2 Parameter PR for customer programmable curve for OC2 Parameter TR for customer programmable curve for OC2 Parameter CR for customer programmable curve for OC2 Reset time delay used in IEC Definite Time curve UC2 Selection of reset curve type for OV1 Reset time delay in sec for definite time use of OV1 Reset time delay in sec for IDMT curves for OV1 Parameter A for customer programmable curve for OV1 Parameter B for customer programmable curve for OV1 Parameter C for customer programmable curve for OV1 Parameter D for customer programmable curve for OV1 Parameter P for customer programmable curve for OV1 Selection of reset curve type for OV2 Reset time delay in sec for definite time use of OV2

C_OC2

0.0000 - 1.0000

0.0001 1.0000

PR_OC2

0.005 - 3.000

0.001

0.500

TR_OC2

0.005 - 600.000

0.001

13.500

CR_OC2

0.1 - 10.0

0.1

1.0

tResetDef_UC2

0.00 - 6000.00

0.01

0.00

ResCrvType_OV1

Instantaneous Frozen timer Linearly decreased 0.00 - 6000.00 0.01

Instantaneous

tResetDef_OV1

0.00

tResetIDMT_OV1 A_OV1

0.00 - 6000.00 0.0050 - 999.0000

0.01

0.00

s -

0.0001 0.1400

B_OV1

0.5000 - 99.0000

0.0001 1.0000

C_OV1

0.0000 - 1.0000

0.0001 1.0000

D_OV1

0.000 - 10.000

0.001

0.000

P_OV1

0.0001 - 10.0000

0.0001 0.0200

ResCrvType_OV2

Instantaneous Frozen timer Linearly decreased 0.00 - 6000.00 0.01

Instantaneous

tResetDef_OV2

0.00

465

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Parameter

Range

Step

Default

Unit

Description

tResetIDMT_OV2 A_OV2

0.00 - 6000.00 0.0050 - 999.0000

0.01

0.00

s -

Reset time delay in sec for IDMT curves for OV2 Parameter A for customer programmable curve for OV2 Parameter B for customer programmable curve for OV2 Parameter C for customer programmable curve for OV2 Parameter D for customer programmable curve for OV2 Parameter P for customer programmable curve for OV2 Selection of reset curve type for UV1 Reset time delay in sec for definite time use of UV1 Reset time delay in sec for IDMT curves for UV1 Parameter A for customer programmable curve for UV1 Parameter B for customer programmable curve for UV1 Parameter C for customer programmable curve for UV1 Parameter D for customer programmable curve for UV1 Parameter P for customer programmable curve for UV1 Selection of reset curve type for UV2 Reset time delay in sec for definite time use of UV2 Reset time delay in sec for IDMT curves for UV2

0.0001 0.1400

B_OV2

0.5000 - 99.0000

0.0001 1.0000

C_OV2

0.0000 - 1.0000

0.0001 1.0000

D_OV2

0.000 - 10.000

0.001

0.000

P_OV2

0.0001 - 10.0000

0.0001 0.0200

ResCrvType_UV1

Instantaneous Frozen timer Linearly decreased 0.00 - 6000.00 0.01

Instantaneous

tResetDef_UV1

0.00

tResetIDMT_UV1 A_UV1

0.00 - 6000.00 0.0050 - 999.0000

0.01

0.00

s -

0.0001 0.1400

B_UV1

0.5000 - 99.0000

0.0001 1.0000

C_UV1

0.0000 - 1.0000

0.0001 1.0000

D_UV1

0.000 - 10.000

0.001

0.000

P_UV1

0.0001 - 10.0000

0.0001 0.0200

ResCrvType_UV2

Instantaneous Frozen timer Linearly decreased 0.00 - 6000.00 0.01

Instantaneous

tResetDef_UV2

0.00

tResetIDMT_UV2

0.00 - 6000.00

0.01

0.00

466

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Parameter

Range

Step

Default

Unit

Description

A_UV2

0.0050 - 999.0000

0.0001 0.1400

Parameter A for customer programmable curve for UV2 Parameter B for customer programmable curve for UV2 Parameter C for customer programmable curve for UV2 Parameter D for customer programmable curve for UV2 Parameter P for customer programmable curve for UV2

B_UV2

0.5000 - 99.0000

0.0001 1.0000

C_UV2

0.0000 - 1.0000

0.0001 1.0000

D_UV2

0.000 - 10.000

0.001

0.000

P_UV2

0.0001 - 10.0000

0.0001 0.0200

1.6

Technical data
Table 241: General current and voltage protection (GAPC)
Function Range or value Accuracy

Measuring current input

phase1, phase2, phase3, PosSeq, NegSeq, 3*ZeroSeq, MaxPh, MinPh, UnbalancePh, phase1-phase2, phase2-phase3, phase3-phase1, MaxPh-Ph, MinPh-Ph, UnbalancePh-Ph (1 - 99999) A phase1, phase2, phase3, PosSeq, -NegSeq, -3*ZeroSeq, MaxPh, MinPh, UnbalancePh, phase1-phase2, phase2-phase3, phase3-phase1, MaxPh-Ph, MinPh-Ph, UnbalancePh-Ph (0.05 - 2000.00) kV (2 - 5000)% of Ibase (2 - 150)% of Ibase (0.00 - 6000.00) s 25 ms typically at 0 to 2 x Iset 25 ms typically at 2 to 0 x Iset 25 ms typically at 2 to 0 x Iset 25 ms typically at 0 to 2 x Iset

Base current Measuring voltage input

Base voltage Start overcurrent, step 1 and 2

1.0% of Ir for I<Ir 1.0% of I for I>Ir 1.0% of Ir for I<Ir 1.0% of I for I>Ir 0.5% 10 ms

Start undercurrent, step 1 and 2

Definite time delay Operate time start overcurrent Reset time start overcurrent Operate time start undercurrent Reset time start undercurrent

467

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Function

Range or value

Accuracy

See table 574 and table 575

Parameter ranges for customer defined characteristic no 17: k: 0.05 - 999.00 A: 0.0000 - 999.0000 B: 0.0000 - 99.0000 C: 0.0000 - 1.0000 P: 0.0001 - 10.0000 PR: 0.005 - 3.000 TR: 0.005 - 600.000 CR: 0.1 - 10.0

See table 574 and table 575

Voltage level where voltage memory takes over Start overvoltage, step 1 and 2

(0.0 - 5.0)% of Ubase (2.0 - 200.0)% of Ubase (2.0 - 150.0)% of Ubase 25 ms typically at 0 to 2 x Uset 25 ms typically at 2 to 0 x Uset 25 ms typically 2 to 0 x Uset 25 ms typically at 0 to 2 x Uset (1.0 - 200.0)% of Ubase Settable: NonDir, forward and reverse (-180 to +180) degrees (1 to 90) degrees > 95% < 105% > 95% < 105%

1.0% of Ur 1.0% of Ur for U<Ur 1.0% of U for U>Ur 1.0% of Ur for U<Ur 1.0% of U for U>Ur

Start undervoltage, step 1 and 2

Operate time, start overvoltage Reset time, start overvoltage Operate time start undervoltage Reset time start undervoltage High and low voltage limit, voltage dependent operation Directional function Relay characteristic angle Relay operate angle Reset ratio, overcurrent Reset ratio, undercurrent Reset ratio, overvoltage Reset ratio, undervoltage Overcurrent: Critical impulse time Impulse margin time Undercurrent: Critical impulse time Impulse margin time Overvoltage:

1.0% of Ur for U<Ur 1.0% of U for U>Ur

2.0 degrees 2.0 degrees

10 ms typically at 0 to 2 x Iset 15 ms typically

10 ms typically at 2 to 0 x Iset 15 ms typically

468

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

Function

Range or value

Accuracy

Critical impulse time Impulse margin time Undervoltage: Critical impulse time Impulse margin time

10 ms typically at 0 to 2 x Uset 15 ms typically

10 ms typically at 2 to 0 x Uset 15 ms typically

469

General current and voltage protection (GAPC)

Chapter 9 Multipurpose protection

470

About this chapter

Chapter 10 Secondary system supervision

Chapter 10 Secondary system supervision

About this chapter This chapter describes functions like Current circuit supervision and Fuse failure supervision. The way the functions work, their setting parameters, function blocks, input and output signals and technical data are included for each function.

471

Current circuit supervision (RDIF)

Chapter 10 Secondary system supervision

Current circuit supervision (RDIF)

Function block name: CCSxANSI number: IEC 61850 logical node name: CCSRDIF IEC 60617 graphical symbol:

1.1

Introduction
Open or short circuited current transformer cores can cause unwanted operation of many protection functions such as differential, earth fault current and negative sequence current functions. It must be remembered that a blocking of protection functions at an occurring open CT circuit will mean that the situation will remain and extremely high voltages will stress the secondary circuit. The current circuit supervision function compares the residual current from a three phase set of current transformer cores with the neutral point current on a separate input taken from another set of cores on the current transformer. A detection of a difference indicates a fault in the circuit and is used as alarm or to block protection functions expected to give unwanted tripping.

1.2

Principle of operation
The supervision function compares the absolute value of the vectorial sum of the three phase currents |Iphase| and the numerical value of the residual current |Iref| from another current transformer set, see figure 221. The FAIL output will be set to a logical one when the following criteria are fulfilled: The numerical value of the difference |Iphase| |Iref| is higher than 80% of the numerical value of the sum |Iphase| + |Iref|. The numerical value of the current |Iphase| |Iref| is equal to or higher than the set operate value IMinOp. No phase current has exceeded Ip>Block during the last 10 ms. The current circuit supervision is enabled by setting Operation = On.

The FAIL output remains activated 100 ms after the AND-gate resets when being activated for more than 20 ms. If the FAIL lasts for more than 150 ms a ALARM will be issued. In this case the FAIL and ALARM will remain activated 1 s after the AND-gate resets. This prevents unwanted resetting of the blocking function when phase current supervision element(s) operate, e.g. during a fault.

472

Current circuit supervision (RDIF)

Chapter 10 Secondary system supervision

Figure 221: Simplified logic diagram for the current circuit supervision The operate characteristic is percentage restrained, see figure 222.

473

Current circuit supervision (RDIF)

Chapter 10 Secondary system supervision

| I phase | - | I ref |

Slope = 1

Slope = 0.8 I MinOp

Operation area

| I phase | + | I ref |
99000068.vsd

Figure 222: Operate characteristics

Note!
Due to the formulas for the axis compared, |Iphase | - |I ref | and | I phase | + | I ref | respectively, the slope can not be above 2.

1.3

Function block
CCS1CCSRDIF I3P IREF BLOCK FAIL ALARM

en05000389.vsd

Figure 223: CCS function block

1.4

Input and output signals

Table 242: Input signals for the CCSRDIF (CCS1-) function block
Signal Description

I3P IREF BLOCK

Group signal for three phase current input TBD Block of function

474

Current circuit supervision (RDIF)

Chapter 10 Secondary system supervision

Table 243: Output signals for the CCSRDIF (CCS1-) function block
Signal Description

FAIL ALARM

Detection of current circuit failure Alarm for current circuit failure

1.5

Setting parameters
Table 244: Basic parameter group settings for the CCSRDIF (CCS1-) function
Parameter Range Step Default Unit Description

Operation IBase IMinOp

Off On 1 - 99999 5 - 200

1 1

Off 3000 20

A %IB

Operation Off / On IBase value for current level detectors Minimum operate current differential level in % of IBase

Table 245: Advanced parameter group settings for the CCSRDIF (CCS1-) function
Parameter Range Step Default Unit Description

Ip>Block

5 - 500

150

%IB

Block of the function at high phase current, in % of IBase

1.6

Technical data
Table 246: Current circuit supervision (RDIF)
Function Range or value Accuracy 10.0% of Ir at I Ir 10.0% of I at I > Ir 5.0% of Ir at I Ir 5.0% of I at I > Ir

Operate current

(5-200)% of Ir (5-500)% of Ir

Block current

475

Fuse failure supervision (RFUF)

Chapter 10 Secondary system supervision

Fuse failure supervision (RFUF)

Function block name: FSDxANSI number: IEC 61850 logical node name: SDDRFUF IEC 60617 graphical symbol:

2.1

Introduction
The aim of the fuse failure supervision function (FSD) is to block voltage measuring functions at failures in the secondary circuits between the voltage transformer and the IED in order to avoid unwanted operations that otherwise might occur. The fuse failure supervision function basically has two different algorithms, negative sequence and zero sequence based algorithm and an additional delta voltage and delta current algorithm. The negative sequence detection algorithm is recommended for IEDs used in isolated or high-impedance earthed networks. It is based on the negative-sequence measuring quantities, a high value of voltage 3U2 without the presence of the negative-sequence current 3I2. The zero sequence detection algorithm is recommended for IEDs used in directly or low impedance earthed networks. It is based on the zero sequence measuring quantities, a high value of voltage 3U0 without the presence of the residual current 3I0. A criterion based on delta current and delta voltage measurements can be added to the fuse failure supervision function in order to detect a three phase fuse failure, which in practice is more associated with voltage transformer switching during station operations. For better adaptation to system requirements, an operation mode setting has been introduced which makes it possible to select the operating conditions for negative sequence and zero sequence based function. The selection of different operation modes makes it possible to choose different interaction possibilities between the negative sequence and zero sequence based algorithm.

2.2
2.2.1

Principle of operation
Zero sequence The function can be set in five different modes by setting the parameter OpMode. The zero sequence function continuously measure the internal currents and voltages in all three phases and calculate: the zero-sequence voltage 3U0 the zero-sequence current 3I0.

The measured signals are compared with their respective set values 3U0< and 3I0>. The function enable the internal signal fuseFailDetected if the measured zero sequence voltage is higher than the set value 3U0>, the measured zero sequence current is below the set value 3I0< and the operation mode selector (OpMode is set to 2 (zero sequence mode). This will ac-

476

Fuse failure supervision (RFUF)

Chapter 10 Secondary system supervision

tivate the output signal BLKU, intended to block voltage related protection functions in the IED. The output signal BLKZ will be activated as well if not the internal dead line detection is activaded at the same time. If the fuseFailDetected signal is present for more than 5 seconds at the same time as all phase voltages are below the set value UPh> and the setting parameter ISealIn is set to On, the function will activate the output signals 3PH, BLKU and BLKZ. The same signals will aslo be activated if all phase voltages are below the value UPh>, SealIn=On and any of the phase voltages below the setting value for more than 5 seconds. It is recommended to always set SealIn to On since this will secure that no unwanted operation of fuse failure will occur at closing command of breaker when the line is already energized from the other end. The system voltages shall be normal before fuse failure is allowed to be activated and initiate block of different protection functions. The output signal BLKU can also be activated if no phase voltages is below the setting UPh> for more than 60 seconds at the same time as the zero sequence voltage is above the set value 3U0> for more than 5 seconds, all phase currents are below the setting IDLD< (operate level for dead line detection) and the circuit breaker is closed (input CBCLOSED is activated). This condition covers for fuse failure at open breaker position. Fuse failure condition is unlatched when the normal voltage conditions are restored. Fuse failure condition is stored in the non volatile memory in the IED. In the new start-up procedure the IED checks the stored value in its non volatile memory and establishes the corresponding starting conditions.

477

Fuse failure supervision (RFUF)

Chapter 10 Secondary system supervision

TEST
TEST ACTIVE BlocFuse = Yes AND

BLOCK BLKTRIP fufailStarted AND

OR

OR All UL less than Uph> AND 3PH

SealIn = On 5s t

AND

Any UL less than Uph> Fuse fail detected (3U0 high and 3I0 low for t>3 ms)

AND

OR

fuseFaildetected AND OR AND BLKU

OpMode = 2 setLatch U I deadLineCondition 200 ms t AND OR AND

BLKZ

MCBOP

150 ms t 60 sec t AND UN > 3U0> for t>5 s All IL < IDLD< AND

All UL> UPh>

CBCLOSED DISCPOS

en06000394.vsd

Figure 224: Simplified logic diagram for fuse failure supervision function, zero sequence based

478

Fuse failure supervision (RFUF)

Chapter 10 Secondary system supervision

Input and output signals The output signals 3PH, BLKU and BLKZ can be blocked in the following conditions: The input BLOCK is activated The input BLKTRIP is activated at the same time as the internal signal fufailStarted is not present The operation mode selector OpMode is set to Off. The IED is in TEST status (TEST-ACTIVE is high) and the function has been blocked from the HMI (BlockFUSE=Yes)

The input BLOCK signal is a general purpose blocking signal of the fuse failure supervision function. It can be connected to a binary input of the IED in order to receive a block command from external devices or can be software connected to other internal functions of the IED itself in order to receive a block command from internal functions. Through OR gate it can be connected to both binary inputs and internal function outputs. The input BLKSP is intended to be connected to the trip output at any of the protection functions included in the IED. When activated for more than 20 ms, the operation of the fuse failure is blocked during a fixed time of 100 ms. The aim is to increase the security against unwanted operations during the opening of the breaker, which might cause unbalance conditions for which the fuse failure might operate. The output signal BLKZ will also be blocked if the internal dead line detection is activated. The block signal has a 200 ms drop-off time delay. The input signal MCBOP is supposed to be connected via a terminal binary input to the N.C. auxiliary contact of the miniature circuit breaker protecting the VT secondary circuit. The MCBOP signal sets the output signals BLKU and BLKZ in order to block all the voltage related functions when the MCB is open independent of the setting of OpMode selector. The additional drop-off timer of 150 ms prolongs the presence of MCBOP signal to prevent the unwanted operation of voltage dependent function due to non simultaneous closing of the main contacts of the miniature circuit breaker. The input signal DISCPOS is supposed to be connected via a terminal binary input to the N.C. auxiliary contact of the line disconnector. The DISCPOS signal sets the output signal BLKU in order to block the voltage related functions when the line disconnector is open. The impedance protection function is not affected by the position of the line disconnector since there will be no line currents that can cause maloperation of the distance protection. If DISCPOS=0 it signifies that the line is connected to the system and when the DISCPOS=1 it signifies that the line is disconnected from the system and the block signal BLKU is generated. The output BLKU can be used for blocking the voltage related measuring functions (undervoltage protection, synchro-check etc.) except for the impedance protection. The function output BLKZ can be used for blocking the impedance protection function. The BLKZ will only be activated if not the internal dead line detection is activated at the same time. The fuse failure condition is unlatched when the normal voltage conditions are restored. When the output 3PH is activated, all three voltage are low.

479

Fuse failure supervision (RFUF)

Chapter 10 Secondary system supervision

2.2.2

Negative sequence The negative sequence operates in the same way as the zero sequence, but it calculates the negative sequence component of current and voltage. the negative sequence current 3I2 the negative sequence voltage 3U2

The function enable the internal signal fuseFailDetected if the measured negative sequence voltage is higher than the set value 3U2>, the measured negative sequence current is below the value 3I2< and the operation mode selector (OpMode) is set to 1 (negative sequence mode). 2.2.3 du/dt and di/dt The delta function can be activated by setting the parameter OperationDUDI to On. When it is selected On it operates in parallel with the sequence based algorithm. The current and voltage is continuously measured in all three phases and the following quantities are calculated: The change of voltage U/t The change of current I/t

The calculated delta quantities are compared with their respective set values DI< and DU>. The delta current and delta voltage algorithm, detects a fuse failure if a sufficient negative change in voltage amplitude without a sufficient change in current amplitude is detected in each phase separately. This check is performed if the circuit breaker is closed. Information about the circuit breaker position is brought to the function input CBCLOSED through a binary input of the IED. There are two conditions for activating the internal STDU signal and set the latch: The magnitude of U is higher than the corresponding setting DU> and I is below the setting DI> in any phase at the same time as the circuit breaker is closed (CBCLOSED = 1) The magnitude U is higher than the setting DU> and the magnitude of I is below the setting DI> in any phase at the same time as the magnitude of the phase current in the same phase is higher than the setting IPh>.

The first criterion requires that the delta condition shall be fulfilled in any phase at the same time as circuit breaker is closed. Opening circuit breaker at one end and energizing the line from other end onto a fault could lead to wrong start of the fuse failure function at the end with the open breaker. If this is considering to bee an important disadvantage, connect the CBCLOSED input to FALSE. In this way only the second criterion can activate the delta function. The second criterion means that detection of failure in one phase together with high current for the same phase will set the latch. The measured phase current is used to reduce the risk of false fuse failure detection. If the current on the protected line is low, a voltage drop in the system (not caused by fuse failure) is not by certain followed by current change and a false fuse failure might occur. To prevent that the phase current criterion is introduced.

480

Fuse failure supervision (RFUF)

Chapter 10 Secondary system supervision

If the signal setLatchUI is set (see figure 224) and if all measured voltages are low (lower than the setting UPh>) the output 3PH will be activated indicating fuse failure in all three phases. The output BLKU and BLKZ will be activated as well. If the signal setLatchUI is activated but not all three phases are below the setting UPh> only BLKU will be activated. The BLKZ will be activated as well if not the internal dead line detection is activated. 2.2.4 Operation modes The fuse failure supervision function can be switched on or off by the setting parameter Operation to On or Off. Negative and zero sequence algorithm For increased flexibility and adaptation to system requirements, an operation mode selector, OperationMode has been introduced to make it possible to select different operating modes for the negative and zero sequence based algorithm. The different operation modes are: OpMode = 0, the negative and zero sequence function is switched off OpMode = 1; Negative sequence is selected OpMode = 2; Zero sequence is selected OMode = 3; Both negative and zero sequence is activated and working in parallel in an OR-condition OpMode = 4; Both negative and zero sequence is activated and working in series (AND-condition for operation) OpMode = 5; Optimum of negative and zero sequence (the function that has the highest magnitude of measured negative and zero sequence current will be activated).

du/dt and di/dt algorithm The U and I function can be switched on or off by the setting parameter OpDUDI to On or Off. 2.2.5 Dead line detection The function input signal deadLineCondition (see figure 224) is related to the internal dead line detection function. This signal is activated from the dead line condition function when the voltage and the current in at least one phase is below their respective setting values UDLD< and IDLD<. It prevents the blocking of the impedance protection by a fuse failure detection during dead line condition (that occurs also during single pole auto-reclosing). The 200 ms drop-off timer prolongs the dead line condition after the line-energization in order to prevent the blocking of the impedance protection for unequal pole closing.

481

Fuse failure supervision (RFUF)

Chapter 10 Secondary system supervision

2.3

Function block
FSD1SDDRFUF I3P U3P BLOCK CBCLOSED MCBOP DISCPOS BLKTRIP BLKZ BLKU 3PH DLD1PH DLD3PH

en05000700.vsd

Figure 225: FSD function block

2.4

Input and output signals

Table 247: Input signals for the SDDRFUF (FSD1-) function block
Signal Description

I3P U3P BLOCK CBCLOSED MCBOP DISCPOS BLKTRIP

Current connection Voltage connection Block of function Active when circuit breaker is closed Active when external MCB opens protected voltage circuit Active when line disconnector is open Blocks operation of function when active

Table 248: Output signals for the SDDRFUF (FSD1-) function block
Signal Description

BLKZ BLKU 3PH DLD1PH DLD3PH

Start of current and voltage controlled function General start of function Three-phase start of function Dead line condition in at least one phase Dead line condition in all three phases

482

Fuse failure supervision (RFUF)

Chapter 10 Secondary system supervision

2.5

Setting parameters
Table 249: Basic parameter group settings for the SDDRFUF (FSD1-) function
Parameter Range Step Default Unit Description

Operation IBase UBase OpMode

Off On 1 - 99999 0.05 - 2000.00 Off UNsINs UZsIZs UZsIZs OR UNsINs UZsIZs AND UNsINs OptimZsNs 1 - 100

1 0.05 -

On 3000 400.00 UZsIZs

A kV -

Operation Off / On Base current Base voltage Operating mode selection

3U0>

30

%UB

Operate level of residual overvoltage element in % of UBase Operate level of residual undercurrent element in % of IBase Operate level of neg seq overvoltage element in % of UBase Operate level of neg seq undercurrent element in % of IBase Operation of change based function Off/On Operate level of change in phase voltage in % of UBase Operate level of change in phase current in % of IBase Operate level of phase voltage in % of UBase

3I0<

1 - 100

10

%IB

3U2>

1 - 100

30

%UB

3I2<

1 - 100

10

%IB

OpDUDI DU>

Off On 1 - 100

Off 60

%UB

DI<

1 - 100

15

%IB

UPh>

1 - 100

70

%UB

483

Fuse failure supervision (RFUF)

Chapter 10 Secondary system supervision

Parameter

Range

Step

Default

Unit

Description

IPh> SealIn USealln<

1 - 100 Off On 1 - 100

1 1

10 On 70

%IB %UB

Operate level of phase current in % of IBase Seal in functionality Off/On Operate level of seal-in phase voltage in % of UBase Operate level for open phase current detection in % of IBase Operate level for open phase voltage detection in % of UBase

IDLD<

1 - 100

%IB

UDLD<

1 - 100

60

%UB

2.6

Technical data
Table 250: Fuse failure supervision (RFUF)
Function Range or value Accuracy 1.0% of Ur 1.0% of Ir 1.0% of Ur 1.0% of Ir 5.0% of Ur 5.0% of Ir

Operate voltage, zero sequence Operate current, zero sequence Operate voltage, negative sequence Operate current, negative sequence Operate voltage change level Operate current change level

(1-100)% of Ubase (1100)% of Ibase (1100)% of Ubase (1100)% of Ibase (1100)% of Ubase (1100)% of Ibase

484

About this chapter

Chapter 11 Control

Chapter 11 Control
About this chapter This chapter describes the control functions. The way the functions work, their setting parameters, function blocks, input and output signals and technical data are included for each function.

485

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Function block name: SYNxANSI number: 25 IEC 61850 logical node name: IEC 60617 graphical symbol:

SESRSYN

sc/vc

1.1

Introduction
The Synchronizing function allows closing of asynchronous networks at the correct moment including the breaker closing time. The systems can thus be reconnected after an auto-reclose or manual closing which improves the network stability. The synchrocheck function checks that the voltages on both sides of the circuit breaker are in synchronism, or with at least one side dead to ensure that closing can be done safely. The function includes a built-in voltage selection scheme for double bus and one- and a half or ring busbar arrangements. Manual closing as well as automatic reclosing can be checked by the function and can have different settings. For systems which are running asynchronous a synchronizing function is provided. The main purpose of the synchronizing function is to provide controlled closing of circuit breakers when two asynchronous systems are going to be connected. It is used for slip frequencies that are larger than those for synchrocheck and lower than a set maximum level for the synchronizing function.

1.2
1.2.1

Principle of operation
Basic functionality The synchronism check function measures the conditions across the circuit breaker and compares them to set limits. The output is only given when all measured quantities are simultaneously within their set limits. The energizing check function measures the bus and line voltages and compares them to both high and low threshold detectors. The output is only given when the actual measured quantities match the set conditions. The synchronizing measures the conditions across the circuit breaker, and it also determines the angle change occurring during the closing delay of the circuit breaker, from the measured slip frequency. The output is only given when all measured conditions are simultaneously within their set limits. The issue of the output is timed to give closure at the optimal time including the time for the circuit breaker and the closing circuit.

486

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

For single circuit breaker and 1 1/2 circuit breaker arrangements, the SYN function blocks have the capability to make the necessary voltage selection. For single circuit breaker arrangements, selection of the correct voltage is made using auxiliary contacts of the bus disconnectors. For 1 1/2 circuit breaker arrangements, correct voltage selection is made using auxiliary contacts of the bus disconnectors as well as the circuit breakers The internal logic for each function block as well as the Input and Outputs and the setting parameters with default setting and setting ranges is described in this document. For application related information, please refer to the Application manual. 1.2.2 Logic diagrams The logic diagrams that follow illustrate the main principles of the Synchrocheck function components such as Synchronism check, Energizing check and Voltage selection, and are intended to simplify the understanding of the function. Synchronism check The voltage difference, frequency difference and phase angle difference values are measured in the IED centrally and are available for the Synchrocheck function for evaluation. If the bus voltage is connected as phase-phase and the line voltage as phase-neutral (or the opposite), this need to be compensated. This is done with a setting, which scales up the line voltage to a level equal to the bus voltage. When the function is set to OperationSC = On, the measuring will start. The function will compare the bus and line voltage values with the set values for UHighBusSC and UHighLineSC. If both sides are higher than the set values the measured values are compared with the set values for acceptable frequency, phase angle and voltage difference FreqDiff, PhaseDiff and UDiff. If a compensation factor is set due to the use of different voltages on the Bus and Line, the factor is deducted from the line voltage before the comparison of the phase angle values. The frequency on both sides of the circuit breaker is also measured. The frequencies must not deviate from the rated frequency more than +/-5Hz. The frequency difference between the bus frequency and the line frequency is measured and may not exceed the set value. Two sets of settings for frequency difference and phase angle difference are available and used for the Manual closing and Auto-Reclose functions respectively as required. The inputs BLOCK and BLKSC are available for total block of the complete Synchrocheck function and block of the Synchronism check function respectively. TSTSC will allow testing of the function where the fulfilled conditions are connected to a separate test output Two outputs MANSYOK resp. AUTOSYOK are activated when the actual measured conditions match the set conditions for the respective output. The output signal can be delayed independently for MANSYOK conditions and for AUTOSYOK. A number of outputs are available as information about fulfilled checking conditions. UOKSC shows that the voltages are high, UDIFFSC, FRDIFFM/A, PHDIFFM/A shows when the voltage difference, frequency difference and phase angle difference conditions are met.

487

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

Synchronizing When the function is set to OperationSynch=On the measuring will be performed. The function will compare the values for the bus and line voltage with the set values for UHighBusSynch and UHighLineSynch which is a supervision that the voltages are both live. If both sides are higher than the set values the measured values are compared with the set values for acceptable frequency, rate of change of frequency, phase angle and voltage difference FreqDiffMax, FreqDiffMin and UDiffSynch. Measured frequencies between the settings for the maximum and minimum frequency will initiate the measuring and the evaluation of the angle change to allow operation to be sent in the right moment including the set tBreaker time. There is a phase angle release internally to block any incorrect closing pulses. At operation the SYNOK output will be activated with a pulse tClosePulse and the function reset. The function will also reset if the syncronizing conditions are not fulfilled within the set tMaxSynch time. This will then prevent that the functions is by mistake maintained in operation a long time waiting for conditions to be fulfilled. The inputs BLOCK and BLKSYNCH are available for total block of the complete function resp. of the Synchronizing part.

488

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

SYN1 OPERATION SYNCH OFF ON TEST MODE OFF ON

STARTSYN
AND

AND

SYNPROGR

BLKSYNCH OR

S R

UDiffSynch
50 ms

UHighBusSynch UHighLineSynch FreqDiffMax

AND

AND

SYNOK

t OR

AND

FreqDiffMin
tClose Pulse AND AND tMax Synch

OR

TSTSYNOK

FreqRateChange fBus&fLine 5 Hz PhaseDiff < 15 deg PhaseDiff=closing angle

SYNFAIL

en06000636.vsd

Figure 226: Simplified logic diagram for the synchronizing function Energizing check Voltage values are measured in the IED centrally and are available for evaluation by the Synchrocheck function. If the bus voltage is connected as phase-phase and the line voltage as phase-neutral, (or the opposite) this needs to be compensated. This is done with a setting, which scales the line voltage to a level equal to the bus voltage.

489

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

The function measures voltages on the busbar and the line to verify whether they are live or dead. This is done by comparing with the set values UHighBusEnerg and ULowBusEnerg for bus energizing and UHighBusEnergand ULowBusEnerg for line energizing. The frequency on both sides of the circuit breaker is also measured. The frequencies must not deviate from the rated frequency more than +/-5Hz. The frequency difference between the bus frequency and the line frequency is measured and shall not exceed a set value. The Energizing direction can be selected individually for the Manual and the Automatic functions respectively. When the conditions are met the outputs AUTOENOK and MANENOK respectively will be activated if the fuse supervision conditions are fulfilled. The output signal can be delayed independently for MANENOK conditions and for AUTOENOK. The Energizing direction can also be selected by an integer input AENMODE resp MENMODE, which e.g. can be connected to a Binary to Integer function block BI 16 (BAxx or BBxx). Integers supplied shall be 1=off, 2=DLLB, 3=DBLL and 4= Both. Not connected input with connection of INTZERO output from Fixed Signals function block will mean that the setting is done from PST tool. The active position can be read on outputs MODEAEN resp MODEMEN. The modes are 0=OFF, 1=DLLB, 2=DBLL and 3=Both. The inputs BLOCK and BLKENERG are available for total block of the complete Synchrocheck function resp. block of the Energizing check function. TSTENOK will allow testing of the function where the fulfilled conditions are connected to a separate test output.

490

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

Note! Similar logic for Manual Synchrocheck.

OperationSC = On
AND AND

TSTAUTOSY

TSTSC BLKSC BLOCK

OR AND AND 0-60 s t tSCA AND

AUTOSYOK

UDiffSC
AND

50 ms t

UHighBusSC UHighLineSC
AND

UOKSC UDIFFSC FRDIFFA PHDIFFA UDIFFME FRDIFFME

PHDIFFME

FreqDiffA PhaseDiffA voltageDifferenceValue frequencyDifferenceValue phaseAngleDifferenceValue

1 1

en07000114.vsd

Figure 227: Simplified logic diagram for the Synchrocheck function Voltage selection The voltage selection module including supervision of included voltage transformer fuses for the different arrangements is a basic part of the Synchrocheck function and determines the parameters fed to the Synchronism check and Energizing check functions. This includes the selection of the appropriate Line and Bus voltages and fuse supervision. The voltage selection type to be used is set with the parameter CBConfig. The different alternatives are described below.

491

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

If NoVoltageSel is set the default voltages used will be ULine1 and UBus1. This is also the case when external voltage selection is provided. Fuse failure supervision for the used inputs must also be connected. The voltage selection function selected voltages and fuse conditions are the Synchronism check and Energizing check inputs. For the disconnector positions it is advisable to use (NO) a and (NC) b type contacts to supply Disconnector Open and Closed positions but it is of course also possible to use an inverter for one of the positions. Fuse failure supervision External fuse-failure signals or signals from a tripped fuse switch/MCB are connected to binary inputs that are configured to the inputs of the Synchrocheck functions in the terminal. Alternatively the internal signals from fuse failure supervision can be used when available. There are two alternative connection possibilities. Inputs labelled OK must be connected if the available contact indicates that the voltage circuit is healthy. Inputs labelled FF must be connected if the available contact indicates that the voltage circuit is faulty. The SYN1(2)-UB1/2OK and SYN1(2)-UB1/2FF inputs are related to the busbar voltage and the SYN1(2)-ULN1/2OK and SYN1(2)-ULN1/2FF inputs are related to the line voltage. Configure them to the binary inputs or function outputs that indicate the status of the external fuse failure of the busbar and line voltages. In the event of a fuse failure, the energizing check functions are blocked. The synchronism check requires full voltage on both sides and will be blocked automatically in the event of fuse failures. Voltage selection for a single circuit breaker with double busbars This function uses the binary input from the disconnectors auxiliary contacts B1QOPEN-B1QCLD for Bus 1, and B2QOPEN-B2QCLD for Bus 2 to select between bus 1 and bus 2 voltages. If the disconnector connected to bus 2 is closed and the disconnector connected to bus 1 is opened the bus 2 voltage is used. All other combinations use the bus 1 voltage. The Outputs B1SEL and B2SEL respectively indicate the selected Bus voltage. The function also checks the fuse-failure signals for bus 1, bus 2 and line voltage transformers. Inputs UB1OK-UB1FF supervise the fuse for Bus 1. UB2OK-UB2FF supervises the fuse for Bus 2 and ULN1OK-ULN1FF supervises the fuse for the Line voltage transformer. The inputs fail (FF) or healthy (OK) can alternatively be used dependent on the available signal. If a fuse-failure is detected in the selected voltage source an output signal USELFAIL is set. This output signal is true if the selected bus or line voltages have a fuse failure. This output as well as the function can be blocked with the input signal BLOCK. The function logic diagram is shown in figure 228.

492

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

B1QOPEN B1QCLD B2QOPEN B2QCLD

AND AND

B1SEL

1
AND

B2SEL

invalidSelection busVoltage

bus1Voltage bus2Voltage

UB1OK UB1FF UB2OK UB2FF ULN1OK ULN1FF

OR

AND OR AND AND AND

selectedFuseOK USELFAIL

OR

OR

BLOCK

en05000779.vsd

Figure 228: Logic diagram for the voltage selection function of a single circuit breaker with double busbars Voltage selection for a 1 1/2 circuit breaker arrangement Note that with 11/2 breaker schemes two Synchrocheck functions must be used in the IED (three for two IEDs in a complete bay). Below, the scheme for one Bus breaker and the Tie breakers is described. This voltage selection function uses the binary inputs from the disconnectors and circuit breakers auxiliary contacts to select the right voltage for the Synchrocheck (Synchronism and Energizing check) function. For the bus circuit breaker one side of the circuit breaker is connected to the busbar and the other side is connected either to line 1, line 2 or the other busbar depending on the arrangement. Inputs LN1QOPEN-LN1QCLD, B1QOPEN-B1QCLD, B2QOPEN-B2QCLD, LN2QOPEN-LN2QCLD are inputs for the position of the Line disconnectors respectively the Bus and Tie breakers. The Outputs LN1SEL, LN2SEL and B2SEL will give indication of the selected Line voltage as a reference to the fixed Bus 1 voltage. The fuse supervision is connected to ULNOK-ULNFF etc. and with alternative Healthy or Failing fuse signals depending on what is available for each of fuse (MCB).

493

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

The tie circuit breaker is connected either to bus 1 or line 1 on one side and the other side is connected either to bus 2 or line 2. Four different output combinations are possible, bus to bus, bus to line, line to bus and line to line. The line 1 voltage is selected if the line 1 disconnector is closed. The bus 1 voltage is selected if the line 1 disconnector is open and the bus 1 circuit breaker is closed. The line 2 voltage is selected if the line 2 disconnector is closed. The bus 2 voltage is selected if the line 2 disconnector is open and the bus 2 Circuit breaker is closed.

The function also checks the fuse-failure signals for bus 1, bus 2, line 1 and line 2. If a fuse-failure is detected in the selected voltage an output signal USELFAIL is set. This output signal is true if the selected bus or line voltages have a fuse failure. This output as well as the function can be blocked with the input signal BLOCK.The function block diagram for the voltage selection of a bus circuit breaker is shown in Figure 229: and for the tie circuit breaker in Figure 230:

494

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

LN1QOPEN LN1QCLD B1QOPEN B1QCLD LN2QOPEN LN2QCLD B2QOPEN B2QCLD

AND AND AND AND AND OR AND AND

LN1SEL

LN2SEL B2SEL invalidSelection

line1Voltage line2Voltage bus2Voltage UB1OK UB1FF UB2OK UB2FF ULN1OK ULN1FF

OR OR OR AND AND

lineVoltage

selectedFuseOK USELFAIL

OR

AND

AND

ULN2OK ULN2FF BLOCK

OR

AND

en05000780.vsd

Figure 229: Simplified logic diagram for the voltage selection function for a bus circuit breaker in a 1 1/2 breaker arrangement.

495

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

LN1QOPEN LN1QCLD
AND

LN1SEL 1 B1SEL
AND

B1QOPEN B1QCLD
AND

AND

line1Voltage bus1Voltage LN2QOPEN LN2QCLD

AND

busVoltage

LN2SEL 1 B2SEL
AND OR

B2QOPEN B2QCLD
AND

invalidSelection

AND

line2Voltage bus2Voltage

lineVoltage

UB1OK UB1FF UB2OK UB2FF ULN1OK ULN1FF ULN2OK ULN2FF BLOCK

OR

AND OR

OR

AND

AND

selectedFuseOK USELFAIL

OR

AND

AND

OR

AND

en05000781.vsd

Figure 230: Simplified logic diagram for the voltage selection function for the tie circuit breaker in 1 1/2 breaker arrangement.

1.3

Function block
The Synchrocheck function block is shown in Figure 231:. Tables describing the inputs, outputs and setting parameters of this function are presented in the following sections of this document. Refer to the Application manual for the use of inputs and outputs in your particular application.

496

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

SYN1SESRSYN_25 U3PBB1 U3PBB2 U3PLN1 U3PLN2 BLOCK BLKSYNCH BLKSC BLKENERG B1QOPEN B1QCLD B2QOPEN B2QCLD LN1QOPEN LN1QCLD LN2QOPEN LN2QCLD UB1OK UB1FF UB2OK UB2FF ULN1OK ULN1FF ULN2OK ULN2FF STARTSYN TSTSYNCH TSTSC TSTENERG AENMODE MENMODE SYNOK AUTOSYOK AUTOENOK MANSYOK MANENOK TSTSYNOK TSTAUTSY TSTMANSY TSTENOK USELFAIL B1SEL B2SEL LN1SEL LN2SEL SYNPROGR SYNFAIL UOKSYN UDIFFSYN FRDIFSYN FRDIFFOK FRDERIVA UOKSC UDIFFSC FRDIFFA PHDIFFA FRDIFFM PHDIFFM UDIFFME FRDIFFME PHDIFFME MODEAEN MODEMEN

en06000534.vsd

Figure 231: SYN function block

1.4

Input and output signals

Table 251: Input signals for the SESRSYN_25 (SYN1-) function block
Signal Description

U3PBB1 U3PBB2 U3PLN1 U3PLN2 BLOCK BLKSYNCH BLKSC BLKENERG B1QOPEN B1QCLD B2QOPEN

Group signal for voltage input busbar 1 Group signal for voltage input busbar 2 Group signal for voltage input line 1 Group signal for voltage input line 2 General block Block synchronizing Block synchro check Block energizing check Open status for CB or disconnector connected to bus1 Close status for CB or disconnector connected to bus1 Open status for CB or disconnector connected to bus2

497

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

Signal

Description

B2QCLD LN1QOPEN LN1QCLD LN2QOPEN LN2QCLD UB1OK UB1FF UB2OK UB2FF ULN1OK ULN1FF ULN2OK ULN2FF STARTSYN TSTSYNCH TSTSC TSTENERG AENMODE MENMODE

Close status for CB or disconnector connected to bus2 Open status for CB or disconnector connected to line1 Close status for CB or disconnector connected to line1 Open status for CB or disconnector connected to line2 Close status for CB or disconnector connected to line2 Bus1 voltage transformer OK Bus1 voltage transformer fuse failure Bus2 voltage transformer OK Bus2 voltage transformer fuse failure Line1 voltage transformer OK Line1 voltage transformer fuse failure Line2 voltage transformer OK Line2 voltage transformer fuse failure Start synchronizing Set synchronizing in test mode Set synchro check in test mode Set energizing check in test mode Input for setting of automatic energizing mode Input for setting of manual energizing mode

Table 252: Output signals for the SESRSYN_25 (SYN1-) function block
Signal Description

SYNOK AUTOSYOK AUTOENOK MANSYOK MANENOK TSTSYNOK TSTAUTSY TSTMANSY TSTENOK USELFAIL B1SEL B2SEL LN1SEL LN2SEL SYNPROGR SYNFAIL

Synchronizing OK output Auto synchro check OK Automatic energizing check OK Manual synchro check OK Manual energizing check OK Synchronizing OK test output Auto synchro check OK test output Manual synchro check OK test output Energizing check OK test output Selected voltage transformer fuse failed Bus1 selected Bus2 selected Line1 selected Line2 selected Synchronizing in progress Synchronizing failed

498

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

Signal

Description

UOKSYN UDIFFSYN FRDIFSYN FRDIFFOK FRDERIVA UOKSC UDIFFSC FRDIFFA PHDIFFA FRDIFFM PHDIFFM UDIFFME FRDIFFME PHDIFFME MODEAEN MODEMEN

Voltage amplitudes for synchronizing above set limits Voltage difference out of limit for synchronizing Frequency difference out of limit for synchronizing Frequency difference in band for synchronizing Frequency derivative out of limit for synchronizing Voltage amplitudes above set limits Voltage difference out of limit Frequency difference out of limit for Auto operation Phase angle difference out of limit for Auto operation Frequency difference out of limit for Manual operation Phase angle difference out of limit for Manual Operation Calculated difference in voltage Calculated difference in frequency Calculated difference of phase angle Selected mode for automatic energizing Selected mode for manual energizing

499

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

1.5

Setting parameters
Table 253: Basic parameter group settings for the SESRSYN_25 (SYN1-) function
Parameter Range Step Default Unit Description

Operation SelPhaseBus1

Off On phase1 phase2 phase3 phase1-phase2 phase2-phase3 phase3-phase1 phase1 phase2 phase3 phase1-phase2 phase2-phase3 phase3-phase1 phase1 phase2 phase3 phase1-phase2 phase2-phase3 phase3-phase1 phase1 phase2 phase3 phase1-phase2 phase2-phase3 phase3-phase1 No voltage sel. Double bus 1 1/2 bus CB 1 1/2 bus alt. CB Tie CB 0.001 - 9999.999 -180 - 180 0.20 - 5.00 Off On 50.0 - 120.0

Off phase2

Operation Off / On Select phase for bus1

SelPhaseBus2

phase2

Select phase for bus2

SelPhaseLine1

phase2

Select phase for line1

SelPhaseLine2

phase2

Select phase for line2

CBConfig

No voltage sel.

Select CB configuration

UBase PhaseShift URatio OperationSynch UHighBusSynch

0.001 5 0.01 1.0

400.000 0 1.00 Off 80.0

kV Deg %UB

Base voltage in kV Phase shift Voltage ratio Operation for synchronizing function Off/On Voltage high limit bus for synchronizing in % of UBase Voltage high limit line for synchronizing in % of UBase Voltage difference limit for synchronizing in % of UBase

UHighLineSynch

50.0 - 120.0

1.0

80.0

%UB

UDiffSynch

2.0 - 50.0

1.0

10.0

%UB

500

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

Parameter

Range

Step

Default

Unit

Description

FreqDiffMin

0.003 - 0.250

0.001

0.010

Hz

Minimum frequency difference limit for synchronizing Maximum frequency difference limit for synchronizing Maximum allowed frequency rate of change Closing time of the breaker Breaker closing pulse duration Resets synch if no close has been made before set time Minimum time to accept synchronizing conditions Operation for synchronism check function Off/On Voltage high limit bus for synchrocheck in % of UBase Voltage high limit line for synchrocheck in % of UBase Voltage difference limit in % of UBase Frequency difference limit between bus and line Auto Frequency difference limit between bus and line Manual Phase angle difference limit between bus and line Auto Phase angle difference limit between bus and line Manual Time delay output for synchrocheck Auto Time delay output for synchrocheck Manual Automatic energizing check mode

FreqDiffMax

0.050 - 0.250

0.001

0.200

Hz

FreqRateChange tBreaker tClosePulse tMaxSynch

0.000 - 0.500 0.000 - 60.000 0.050 - 60.000 0.00 - 6000.00

0.001 0.001 0.001 0.01

0.300 0.080 0.200 600.00

Hz/s s s s

tMinSynch OperationSC

0.000 - 60.000 Off On 50.0 - 120.0

0.001 -

2.000 On

s -

UHighBusSC

1.0

80.0

%UB

UHighLineSC

50.0 - 120.0

1.0

80.0

%UB

UDiffSC FreqDiffA

2.0 - 50.0 0.003 - 1.000

1.0 0.001

15.0 0.010

%UB Hz

FreqDiffM

0.003 - 1.000

0.001

0.010

Hz

PhaseDiffA

5.0 - 90.0

1.0

25.0

Deg

PhaseDiffM

5.0 - 90.0

1.0

25.0

Deg

tSCA tSCM AutoEnerg

0.000 - 60.000 0.000 - 60.000 Off DLLB DBLL Both

0.001 0.001 -

0.100 0.100 DBLL

s s -

501

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

Parameter

Range

Step

Default

Unit

Description

ManEnerg

Off DLLB DBLL Both Off On 50.0 - 120.0

Both

Manual energizing check mode

ManEnergDBDL UHighBusEnerg

1.0

Off 80.0

%UB

Manual dead bus, dead line energizing Voltage high limit bus for energizing check in % of UBase Voltage high limit line for energizing check in % of UBase Voltage low limit bus for energizing check in % of UBase Voltage low limit line for energizing check in % of UBase Maximum voltage for energizing in % of UBase Time delay for automatic energizing check Time delay for manual energizing check

UHighLineEnerg

50.0 - 120.0

1.0

80.0

%UB

ULowBusEnerg

10.0 - 80.0

1.0

40.0

%UB

ULowLineEnerg

10.0 - 80.0

1.0

40.0

%UB

UMaxEnerg tAutoEnerg tManEnerg

80.0 - 140.0 0.000 - 60.000 0.000 - 60.000

1.0 0.001 0.001

115.0 0.100 0.100

%UB s s

1.6

Technical data
Table 254: Synchronizing, synchrocheck check and energizing check (RSYN, 25)
Function Range or value Accuracy

Phase shift, line - bus Voltage ratio, Ubus/Uline Voltage high limit for synchrocheck Reset ratio, synchrocheck Frequency difference limit between bus and line Phase angle difference limit between bus and line Voltage difference limit between bus and line Time delay output for synchrocheck Voltage high limit for energizing check

(-180 to 180) degrees (0.20-5.00)% of Ubase (50.0-120.0)% of Ubase > 95% (0.003-1.000) Hz (5.0-90.0) degrees (2.0-50.0)% of Ubase (0.000-60.000) s (50.0-120.0)% of Ubase

1.0% of Ur at U Ur 1.0% of U at U >Ur

2.0 mHz 2.0 degrees 1.0% of Ur 0.5% 10 ms 1.0% of Ur at U Ur 1.0% of U at U >Ur

502

Synchronizing, synchrocheck and energizing check (RSYN, 25)

Chapter 11 Control

Function

Range or value

Accuracy

Reset ratio, voltage high limit Voltage low limit for energizing check Reset ratio, voltage low limit Maximum voltage for energizing

> 95% (10.0-80.0)% of Ubase < 105% (80.0-140.0)% of Ubase (0.000-60.000) s 160 ms typically 80 ms typically

1.0% of Ur

1.0% of Ur at U Ur 1.0% of U at U >Ur 0.5% 10 ms

Time delay for energizing check Operate time for synchrocheck function Operate time for energizing function

503

Apparatus control (APC)

Chapter 11 Control

2
2.1

Apparatus control (APC)

Introduction
The apparatus control is a function for control and supervision of circuit breakers, disconnectors and earthing switches within a bay. Permission to operate is given after evaluation of conditions from other functions such as interlocking, synchrocheck, operator place selection and external or internal blockings.

2.2
2.2.1

Bay control (QCBAY)

Introduction This function is used to handle the selection of the operator place per bay. The bay control function also provides blocking functions that can be distributed to different apparatuses within the bay. Principle of operation The functionality of the bay control function is not defined in the IEC 6185081 standard, which means that the function is a vendor specific logical node. The function sends information about the Permitted Source To Operate (PSTO) and blocking conditions to other functions within the bay e.g. switch control functions, voltage control functions and measurement functions. Local panel switch The local panel switch is a switch that defines the operator place selection. The switch connected to this function can have three positions remote/local/off. The positions are here defined so that remote means that operation is allowed from station/remote level and local from the IED level. The local/remote switch is normally situated on the control/protection IED itself, which means that the position of the switch and its validity information are connected internally, and not via I/O boards. When the switch is mounted separately on the IED the signals are connected to the function via I/O boards. When the local panel switch is in Off position all commands from remote and local level will be ignored. If the position for the local/remote switch is not valid the PSTO output will always be set to faulty state (3), which means no possibility to operate. To adapt the signals from the local HMI or from an external local/remote switch, the function blocks LocalRemote and LocRemControl are needed and connected to QCBAY. For more information, see section 2.3 "Local/Remote switch (LocalRemote, LocRemControl)". Permitted Source To Operate (PSTO) The actual state of the operator place is presented by the value of the Permitted Source To Operate, PSTO signal. The PSTO value is evaluated from the local/remote switch position according to table 255. In addition, there is one configuration parameter that affects the value of the PSTO signal. If the parameter AllPSTOValid is set and LR-switch position is in Local or Remote state, the PSTO value is set to 5 (all), i.e. it is permitted to operate from both local and remote level without any priority. When the external panel switch is in Off position the PSTO value shows the actual state of switch, i.e. 0. In this case it is not possible to control anything.

2.2.2

504

Apparatus control (APC)

Chapter 11 Control

Table 255: PSTO values for different Local panel switch positions
Local panel switch positions PSTO value AllPSTOValid (configuration parameter) Possible locations that shall be able to operate

0 = Off 1 = Local 1 = Local 2 = Remote 2 = Remote 3 = Faulty

0 1 5 2 5 3

-FALSE TRUE FALSE TRUE --

Not possible to operate Local Panel Local or Remote level without any priority Remote level Local or Remote level without any priority Not possible to operate

Blockings The blocking states for position indications and commands are intended to provide the possibility for the user to make common blockings for the functions configured within a complete bay. The blocking facilities provided by the bay control function are the following: Blocking of position indications, BL_UPD. This input will block all inputs related to apparatus positions for all configured functions within the bay. Blocking of commands, BL_CMD. This input will block all commands for all configured functions within the bay. Blocking of function, BLOCK, signal from DO (Data Object) Behavior (IEC 6185081). If DO Behavior is set to "blocked" it means that the function is active, but no outputs are generated, no reporting, control commands are rejected and functional and configuration data is visible.

The switching of the Local/Remote switch requires at least system operator level. The password will be requested at an attempt to operate if authority levels have been defined in the IED. Otherwise the default authority level, SuperUser, can handle the control without LogOn. The users and passwords are defined with the UMT. 2.2.3 Function block
CB01QCBAY LR_OFF LR_LOC LR_REM LR_VALID BL_UPD BL_CMD PSTO UPD_BLKD CMD_BLKD

en05000796.vsd

Figure 232: CB function block

505

Apparatus control (APC)

Chapter 11 Control

2.2.4

Input and output signals

Table 256: Input signals for the QCBAY (CB01-) function block
Signal Description

LR_OFF LR_LOC LR_REM LR_VALID BL_UPD BL_CMD

External Local/Remote switch is in Off position External Local/Remote switch is in Local position External Local/Remote switch is in Remote position Data representing the L/R switch position is valid Steady signal to block the position updates Steady signal to block the command

Table 257: Output signals for the QCBAY (CB01-) function block
Signal Description

PSTO UPD_BLKD CMD_BLKD

The value for the operator place allocation The update of position is blocked The function is blocked for commands

2.2.5

Setting parameters
Table 258: General settings for the QCBAY (CB01-) function
Parameter Range Step Default Unit Description

AllPSTOValid

Priority No priority

Priority

The priority of originators

2.3
2.3.1

Local/Remote switch (LocalRemote, LocRemControl)

Introduction The signals from the local LCD HMI or from an external local/remote switch are applied via function blocks LocalRemote and LocRemControl to the Bay control QCBAY function block. A parameter in function block LocalRemote is set to choose if the switch signals are coming from the local LCD HMI or from an external hardware switch connected via binary inputs. Principle of operation The function block LocalRemote handles the signals coming from the local/remote switch. The connections are seen in figure 233, where the inputs on function block LocalRemote are connected to binary inputs if an external switch is used. When a local LCD HMI is used, the inputs are not used and are set to FALSE in the configuration. The outputs from the LocalRemote function block control the output PSTO (Permitted Source To Operate) on QCBAY.

2.3.2

506

Apparatus control (APC)

Chapter 11 Control

LR01LocalRemote CTRLOFF OFF LOCCTRL LOCAL REMCTRL REMOTE LHMICTRL VALID

CB01QCBAY LR_OFF PSTO LR_LOC UPD_BLKD LR_REM CMD_BLKD LR_VALID BL_UPD BL_CMD CB02QCBAY LR_OFF PSTO LR_LOC UPD_BLKD LR_REM CMD_BLKD LR_VALID BL_UPD BL_CMD

LR02LocalRemote CTRLOFF OFF LOCCTRL LOCAL REMCTRL REMOTE LHMICTRL VALID

LRC1LocRemControl PSTO1 HMICTR1 PSTO2 HMICTR2 PSTO3 HMICTR3 PSTO4 HMICTR4 PSTO5 HMICTR5 PSTO6 HMICTR6 PSTO7 HMICTR7 PSTO8 HMICTR8 PSTO9 HMICTR9 PSTO10 HMICTR10 PSTO11 HMICTR11 PSTO12 HMICTR12 en05000250.vsd

Figure 233: Configuration for the local/remote handling for a local LCD HMI with two bays and two screen pages If the IED contains control functions for several bays, the local/remote position can be different for the included bays. When the local LCD HMI is used the position of the local/remote switch can be different depending on which single line diagram screen page that is presented on the local HMI. The function block LocRemControl controls the presentation of the LEDs for the local/remote position to applicable bay and screen page. The switching of the Local/Remote switch requires at least system operator level. The password will be requested at an attempt to operate if authority levels have been defined in the IED. Otherwise the default authority level, SuperUser, can handle the control without LogOn. The users and passwords are defined with the UMT.

507

Apparatus control (APC)

Chapter 11 Control

2.3.3

Function block
LR01LocalRemote CT RLOFF OFF LOCCT RL LOCAL REMCT RL REMOT E LHMICT RL VALID en05000360.vsd

Figure 234: LR function block

LRC1LocRemControl PST O1 HMICT R1 PST O2 HMICT R2 PST O3 HMICT R3 PST O4 HMICT R4 PST O5 HMICT R5 PST O6 HMICT R6 PST O7 HMICT R7 PST O8 HMICT R8 PST O9 HMICT R9 PST O10 HMICT R10 PST O11 HMICT R11 PST O12 HMICT R12 en05000361.vsd

Figure 235: LRC function block 2.3.4 Input and output signals
Table 259: Input signals for the LocalRemote (LR01-) function block
Signal Description

CTRLOFF LOCCTRL REMCTRL LHMICTRL

Disable control Local in control Remote in control LHMI control

Table 260: Output signals for the LocalRemote (LR01-) function block
Signal Description

OFF LOCAL REMOTE VALID

Control is disabled Local control is activated Remote control is activated Outputs are valid

508

Apparatus control (APC)

Chapter 11 Control

Table 261: Input signals for the LocRemControl (LRC1-) function block
Signal Description

PSTO1 PSTO2 PSTO3 PSTO4 PSTO5 PSTO6 PSTO7 PSTO8 PSTO9 PSTO10 PSTO11 PSTO12

PSTO input channel 1 PSTO input channel 2 PSTO input channel 3 PSTO input channel 4 PSTO input channel 5 PSTO input channel 6 PSTO input channel 7 PSTO input channel 8 PSTO input channel 9 PSTO input channel 10 PSTO input channel 11 PSTO input channel 12

Table 262: Output signals for the LocRemControl (LRC1-) function block
Signal Description

HMICTR1 HMICTR2 HMICTR3 HMICTR4 HMICTR5 HMICTR6 HMICTR7 HMICTR8 HMICTR9 HMICTR10 HMICTR11 HMICTR12

Bitmask output 1 to local remote LHMI input Bitmask output 2 to local remote LHMI input Bitmask output 3 to local remote LHMI input Bitmask output 4 to local remote LHMI input Bitmask output 5 to local remote LHMI input Bitmask output 6 to local remote LHMI input Bitmask output 7 to local remote LHMI input Bitmask output 8 to local remote LHMI input Bitmask output 9 to local remote LHMI input Bitmask output 10 to local remote LHMI input Bitmask output 11 to local remote LHMI input Bitmask output 12 to local remote LHMI input

2.3.5

Setting parameters
Table 263: Basic general settings for the LocalRemote (LR01-) function
Parameter Range Step Default Unit Description

ControlMode

Internal LR-switch External LR-switch

Internal LR-switch

Control mode for internal/external LR-switch

509

Apparatus control (APC)

Chapter 11 Control

2.4
2.4.1

Switch controller (SCSWI)

Introduction The Switch controller (SCSWI) initializes and supervises all functions to properly select and operate switching primary apparatuses. The Switch controller may handle and operate on one three-phase device or three one-phase switching devices. Principle of operation The function is provided with verification checks for the select - execute sequence, i.e. checks the conditions prior each step of the operation. The involved functions for these condition verifications are interlocking, reservation, blockings and synchrocheck. Command handling Two types of command models can be used. The two command models are "direct with enhanced security" and "SBO (Select-Before-Operate) with enhanced security". Which one of these two command models that are used is defined by the parameter CtlModel. The meaning with "direct with enhanced security" model is that no select is required. The meaning with "SBO with enhanced security" model is that a select is required before execute. In this function only commands with enhanced security is supported regarding changing of the position. With enhanced security means that the command sequence is supervised in three steps, the selection, command evaluation and the supervision of position. Each step ends up with a pulsed signal to indicate that the respective step in the command sequence is finished. If an error occurs in one of the steps in the command sequence, the sequence is terminated and the error is mapped into the enumerated variable "cause" attribute belonging to the pulsed response signal for the IEC61850 communication. The last cause L_CAUSE can be read from the function block and used for example at commissioning. The meaning of the cause signals can be found in table 2.

2.4.2

Note!
There is not any relation between the command direction and the actual position. For example, if the switch is in close position it is possible to execute a close command. Before an executing command, an evaluation of the position is done. If the parameter PosDependent is true and the position is in intermediate state or in bad state no executing command is send. If the parameter is false the execution command is send independent of the position value. Evaluation of position In the case when there are three one-phase switches connected to the switch control function, the switch control will "merge" the position of the three switches to the resulting three-phase position. In the case when the position differ between the one-phase switches, following principles will be applied:

510

Apparatus control (APC)

Chapter 11 Control

All switches in open position: All switches in close position: One switch =open, two switches= close (or inversely): Any switch in intermediate position: Any switch in bad state:

switch control position = open switch control position = close switch control position = intermediate switch control position = intermediate switch control position = bad state

The time stamp of the output three-phase position from switch control will have the time stamp of the last changed phase when it goes to end position. When it goes to intermediate position or bad state, it will get the time stamp of the first changed phase. In addition, there is also the possibility that one of the one-phase switches will change position at any time due to a trip. Such situation is here called pole discordance and is supervised by this function. In case of a pole discordance situation, i.e. the position of the one-phase switches are not equal for a time longer than the setting tPoleDiscord, an error signal POLEDISC will be set. In the supervision phase, the switch controller function evaluates the "cause" values from the switch modules XCBR/XSWI. At error the "cause" value with highest priority is shown. Blocking principles The blocking signals are normally coming from the bay control function (QCBAY) and via the IEC61850 communication from the operator place. The different blocking possibilities are: Block/deblock of command. It is used to block command for operation of position. Blocking of function, BLOCK, signal from DO (Data Object) Behavior (IEC61850). If DO Behavior is set to "blocked" it means that the function is active, but no outputs are generated, no reporting, control commands are rejected and functional and configuration data is visible.

Note!
The different block conditions will only affect the operation of this function, i.e. no blocking signals will be "forwarded" to other functions. The above blocking outputs are stored in a non-volatile memory. Interaction with synchrocheck and synchronizing functions The switch controller works in conjunction with the synchrocheck and the synchronizing function SECRSYN. It is assumed that the synchrocheck function is continuously in operation and gives the result to the SCSWI. The result from the synchrocheck function is evaluated during the close execution. If the operator performs an override of the synchrocheck, the evaluation of the synchrocheck state is omitted. When there is a positive confirmation from the synchrocheck function, the switch controller SCSWI will send the close signal EXE_CL to the switch function SXCBR.

511

Apparatus control (APC)

Chapter 11 Control

When there is no positive confirmation from the synchrocheck function, the SCSWI will send a start signal START_SY to the synchronizing function, which will send the closing command to the SXCBR when the synchronizing conditions are fulfilled, see figure 236. If no synchronizing function is included, the timer for supervision of the "synchronizing in progress signal" is set to 0, which means no start of the synchronizing function. The SCSWI will then set the attribute "blocked-by-synchrocheck" in the "cause" signal. See also the time diagram in figure 240.

SCSWI EXE_CL OR

SXCBR CLOSE

SYNC_OK START_SY SY_INPRO SECRSYN . CB CLOSE Synchro Check Synchronizing function

en05000091.vsd

Figure 236: Example of interaction between SCSWI, SECRSYN (synchrocheck and synchronizing function) and SXCBR function Time diagrams The SCSWI function has timers for evaluating different time supervision conditions. These timers are explained here. The timer tSelect is used for supervising the time between the select and the execute command signal, i.e. the time the operator has to perform the command execution after the selection of the object to operate.

512

Apparatus control (APC)

Chapter 11 Control

select execute command tSelect timer t1 t1>tSelect, then longoperation-time in 'cause' is set

en05000092.vsd

Figure 237: tSelect The parameter tResResponse is used to set the maximum allowed time to make the reservation, i.e. the time between reservation request and the feedback reservation granted from all bays involved in the reservation function.

select reservation request RES_RQ reservation granted RES_GRT command termination tResResponse timer t1 t1>tResResponse, then 1-of-n-control in 'cause' is set
en05000093.vsd

Figure 238: tResResponse The timer tExecutionFB supervises the time between the execute command and the command termination, see figure 239.

513

Apparatus control (APC)

Chapter 11 Control

execute command position L1 open close position L2 open close position L3 open close cmd termination L1 cmd termination L2 cmd termination L3 cmd termination position open close tExecutionFB timer t1>tExecutionFB, then long-operation-time in 'cause' is set *

t1

* The cmd termination will be delayed one execution sample.

en05000094.vsd

Figure 239: tExecutionFB The parameter tSynchrocheck is used to define the maximum allowed time between the execute command and the input SYNC_OK to become true. If SYNC_OK=true at the time the execute command signal is received, the timer "tSynchrocheck" will not start. The start signal for the synchronizing is obtained if the synchrocheck conditions are not fulfilled.

514

Apparatus control (APC)

Chapter 11 Control

execute command SYNC_OK tSynchrocheck START_SY SY_INPRO tSynchronizing t2 t2>tSynchronizing, then blocked-by-synchrocheck in 'cause' is set
en05000095.vsd

t1

Figure 240: tSynchroCheck and tSynchronizing Error handling Depending on what error that occurs during the command sequence the error signal will be set with a value. Table 264 describes vendor specific cause values in addition to these specified in IEC 61850-8-1 standard. The list of values of the cause are in order of priority. The values are available over the IEC 61850. An output L_CAUSE on the function block indicates the latest value of the error during the command.
Table 264: Values for "cause" signal in priority order
Apparatus control function Description

22 23 24 25 30 31 32 33 34 35

wrongCTLModel blockedForCommand blocked-for-open-command blocked-for-close-command longOperationTime switch-not-start-moving persistent-intermediate-state switch-returned-to-initial-position switch-in-bad-state not-expected-final-position

515

Apparatus control (APC)

Chapter 11 Control

2.4.3

Function block
CS01SCSWI BLOCK PSTO L_SEL L_OPEN L_CLOSE AU_OPEN AU_CLOSE BL_CMD RES_GRT RES_EXT SY_INPRO SYNC_OK EN_OPEN EN_CLOSE XPOS1 XPOS2 XPOS3 EXE_OP EXE_CL SELECTED RES_RQ START_SY POSITION OPENPOS CLOSEPOS POLEDISC CMD_BLK L_CAUSE XOUT

en05000337.vsd

Figure 241: CS function block 2.4.4 Input and output signals

Table 265: Input signals for the SCSWI (CS01-) function block
Signal Description

BLOCK PSTO L_SEL L_OPEN L_CLOSE AU_OPEN AU_CLOSE BL_CMD RES_GRT RES_EXT SY_INPRO SYNC_OK EN_OPEN EN_CLOSE XPOS1 XPOS2 XPOS3

Block of function Operator place selection Select signal from local panel Open signal from local panel Close signal from local panel Used for local automation function Used for local automation function Steady signal for block of the command Positive acknowledge that all reservations are made Reservation is made externally Synchronizing function in progress Closing is permitted at set to true by the synchrocheck Enables open operation Enables close operation Group signal for XCBR input Group signal for XCBR input Group signal for XCBR input

516

Apparatus control (APC)

Chapter 11 Control

Table 266: Output signals for the SCSWI (CS01-) function block
Signal Description

EXE_OP EXE_CL SELECTED RES_RQ START_SY POSITION OPENPOS CLOSEPOS POLEDISC CMD_BLK L_CAUSE XOUT

Execute command for open direction Execute command for close direction The select conditions are fulfilled Request signal to the reservation function Starts the synchronizing function Position indication Open position indication Closed position indication The positions for poles L1-L3 are not equal after a set time Commands are blocked Latest value of the error indication during command Execution information to XCBR/XSWI

2.4.5

Setting parameters
Table 267: Basic general settings for the SCSWI (CS01-) function
Parameter Range Step Default Unit Description

CtlModel

Dir Norm SBO Enh (ABB) Dir Norm (ABB) SBO Enh Always permitted Not perm at 00/11 0.000 - 60.000 0.000 - 60.000

SBO Enh

Specifies the type for control model according to IEC 61850

PosDependent

Always permitted

Permission to operate depending on the position Max time between select and execute signals Allowed time from reservation request to reservation granted Allowed time for synchrocheck to fulfil close conditions Supervision time to get the signal synchronizing in progress Max time from command execution to termination Allowed time to have discrepancy between the poles

tSelect tResResponse

0.001 0.001

30.000 5.000

s s

tSynchrocheck

0.00 - 6000.00

0.01

10.00

tSynchronizing

0.000 - 60.000

0.001

0.000

tExecutionFB tPoleDiscord

0.000 - 60.000 0.000 - 60.000

0.001 0.001

30.000 2.000

s s

517

Apparatus control (APC)

Chapter 11 Control

2.5
2.5.1

Circuit breaker (SXCBR)

Introduction The purpose of this function is to provide the actual status of positions and to perform the control operations, i.e. pass all the commands to primary apparatuses in the form of circuit breakers via output boards and to supervise the switching operation and position. Principle of operation The intended user of this function is other functions such as e.g. Switch controller, protection functions, autorecloser function or an IEC 61850 client residing in another IED or the operator place. This switch function executes commands, evaluate block conditions and evaluate different time supervision conditions. Only if all conditions indicate a switch operation to be allowed, the function performs the execution command. In case of erroneous conditions, the function indicates an appropriate "cause" value. The function has an operation counter for closing and opening commands. The counter value can be read remotely from the operator place. The value is reset from a binary input or remotely from the operator place. Local/Remote switch One binary input signal LR_SWI is included in this function to indicate the local/remote switch position from switchyard provided via the I/O board. If this signal is set to TRUE it means that change of position is allowed only from switchyard level. If the signal is set to FALSE it means that command from IED or higher level is permitted. When the signal is set to TRUE all commands (for change of position) from internal IED clients are rejected, even trip commands from protection functions are rejected. The functionality of the local/remote switch is described in figure 242.

2.5.2

UE TR

Local= Operation at switch yard level

From I/O

switchLR
FAL SE

Remote= Operation at IED or higher level

en05000096.vsd

Figure 242: Local/Remote switch Blocking principles The function includes several blocking principles. The basic principle for all blocking signals is that they will affect commands from all other clients e.g. operators place, protection functions, autoreclosure etc. The blocking possibilities are: Block/deblock for open command. It is used to block operation for open command. Note that this block signal also affects the input OPEN for immediate command.

518

Apparatus control (APC)

Chapter 11 Control

Block/deblock for close command. It is used to block operation for close command. Note that this block signal also affects the input CLOSE for immediate command. Update block/deblock of positions. It is used to block the updating of position values. Other signals related to the position will be reset. Blocking of function, BLOCK, signal from DO (Data Object) Behavior (IEC61850). If DO Behavior is set to "blocked" it means that the function is active, but no outputs are generated, no reporting, control commands are rejected and functional and configuration data is visible.

The above blocking outputs are stored in a non-volatile memory. Substitution The substitution part in this function is used for manual set of the position for the switch. The typical use of substitution is that an operator enters a manual value because that the real process value is erroneous of some reason. The function will then use the manually entered value instead of the value for positions determined by the process.

Note!
It is always possible to make a substitution, independently of the position indication and the status information of the I/O board. When substitution is enabled, the position values are blocked for updating and other signals related to the position are reset. The substituted values are stored in a non-volatile memory. Time diagrams There are two timers for supervising of the execute phase, tStartMove and tIntermediate. tStartMove supervises that the primary device starts moving after the execute output pulse is sent. tIntermediate defines the maximum allowed time for intermediate position. Figure 243 explains these two timers during the execute phase.

519

Apparatus control (APC)

Chapter 11 Control

EXE_CL Close pulse duration

AdaptivePulse = TRUE

OPENPOS

CLOSEPOS

tStartMove timer t1 tStartMove

if t1 > tStartMove then "switch-not-start-moving" attribute in 'cause' is set

tIntermediate timer t2 tIntermediate

if t2 > tIntermediate then "persisting-intermediate-state" attribute in 'cause' is set

en05000097.vsd

Figure 243: The timers tStartMove and tIntermediate The timers tOpenPulse and tClosePulse are the length of the execute output pulses to be sent to the primary equipment. Note that the output pulses for open and close command can have different pulse lengths. The pulses can also be set to be adaptive with the configuration parameter AdaptivePulse. Figure 244 shows the principle of the execute output pulse. The adaptively parameter will have affect on both execute output pulses.

OPENPOS

CLOSEPOS

EXE_CL tClosePulse

AdaptivePulse=FALSE

EXE_CL tClosePulse

AdaptivePulse=TRUE

en05000098.vsd

Figure 244: Execute output pulse

520

Apparatus control (APC)

Chapter 11 Control

If the pulse is set to be adaptive, it is not possible for the pulse to exceed tOpenPulse or tClosePulse. The execute output pulses are reset when: the new expected final position is reached and the configuration parameter AdaptivePulse is set to true the timer tOpenPulse or tClosePulse has elapsed an error occurs due to the switch does not start moving, i.e. tStartMove has elapsed.

Note!
If the start position indicates bad state (OPENPOS=1 and CLOSEPOS =1) when a command is executed the execute output pulse resets only when timer "tOpenPulse" or "tClosePulse" has elapsed. There is one exception from the first item above. If the primary device is in open position and an open command is executed or if the primary device is in close position and a close command is executed. In these cases, with the additional condition that the configuration parameter AdaptivePulse is true, the execute output pulse is always activated and resets when tStartMove has elapsed. If the configuration parameter AdaptivePulse is set to false the execution output remains active until the pulse duration timer has elapsed. An example of when a primary device is open and an open command is executed is shown in figure 245 .

OPENPOS

CLOSEPOS

EXE_OP tOpenPulse

AdaptivePulse=FALSE

EXE_OP tOpenPulse

AdaptivePulse=TRUE

tStartMove timer

en05000099.vsd

Figure 245: Open command with open position indication

521

Apparatus control (APC)

Chapter 11 Control

Error handling Depending on what error that occurs during the command sequence the error signal will be set with a value. Table 268 describes vendor specific cause values in addition to these specified in IEC 61850-8-1 standard. The list of values of the cause are in order of priority. The values are available over the IEC 61850. An output L_CAUSE on the function block indicates the latest value of the error during the command.
Table 268: Vendor specific cause values for Apparatus control in priority order
Apparatus control function Description

22 23 24 25 30 31 32 33 34 35

wrongCTLModel blockedForCommand blocked-for-open-command blocked-for-close-command longOperationTime switch-not-start-moving persistent-intermediate-state switch-returned-to-initial-position switch-in-bad-state not-expected-final-position

2.5.3

Function block
XC01SXCBR GRPConABS1 EXE_OP GRPConABS2 EXE_CL SUBSTED OP_BLKD CL_BLKD UPD_BLKD POSITION OPENPOS CLOSEPOS TR_POS CNT_VAL L_CAUSE

BLOCK LR_SWI OPEN CLOSE BL_OPEN BL_CLOSE BL_UPD POSOPEN POSCLOSE TR_OPEN TR_CLOSE RS_CNT XIN TERVALUE OSEVALUE PENVALUE

en05000338.vsd

Figure 246: XC function block

522

Apparatus control (APC)

Chapter 11 Control

2.5.4

Input and output signals

Table 269: Input signals for the SXCBR (XC01-) function block
Signal Description

BLOCK LR_SWI OPEN CLOSE BL_OPEN BL_CLOSE BL_UPD POSOPEN POSCLOSE TR_OPEN TR_CLOSE RS_CNT XIN

Block of function Local/Remote switch indication from switchyard Pulsed signal used to immediately open the switch Pulsed signal used to immediately close the switch Signal to block the open command Signal to block the close command Steady signal for block of the position updating Signal for open position of apparatus from I/O Signal for close position of apparatus from I/O Signal for open position of truck from I/O Signal for close position of truck from I/O Resets the operation counter Execution information from CSWI

Table 270: Output signals for the SXCBR (XC01-) function block
Signal Description

XPOS EXE_OP EXE_CL SUBSTED OP_BLKD CL_BLKD UPD_BLKD POSITION OPENPOS CLOSEPOS TR_POS CNT_VAL L_CAUSE

Group signal for XCBR output Executes the command for open direction Executes the command for close direction Indication that the position is substituted Indication that the function is blocked for open commands Indication that the function is blocked for close commands The update of position indication is blocked Apparatus position indication Apparatus open position Apparatus closed position Truck position indication The value of the operation counter Latest value of the error indication during command

523

Apparatus control (APC)

Chapter 11 Control

2.5.5

Setting parameters
Table 271: Basic general settings for the SXCBR (XC01-) function
Parameter Range Step Default Unit Description

tStartMove

0.000 - 60.000

0.001

0.100

Supervision time for the apparatus to move after a command Allowed time for intermediate position The output resets when a new correct end position is reached Output pulse length for open command Output pulse length for close command

tIntermediate AdaptivePulse

0.000 - 60.000 Not adaptive Adaptive 0.000 - 60.000 0.000 - 60.000

0.001 -

0.150 Not adaptive

s -

tOpenPulse tClosePulse

0.001 0.001

0.200 0.200

s s

2.6
2.6.1

Circuit switch (SXSWI)

Introduction The purpose of this function is to provide the actual status of positions and to perform the control operations, i.e. pass all the commands to primary apparatuses in the form of disconnectors or earthing switches via output boards and to supervise the switching operation and position. Principle of operation The intended user of this function is other functions such as e.g. Switch controller, protection functions, autorecloser function or a 61850 client residing in another IED or the operator place. This switch function executes commands, evaluate block conditions and evaluate different time supervision conditions. Only if all conditions indicate a switch operation to be allowed, the function performs the execution command. In case of erroneous conditions, the function indicates an appropriate "cause" value. The function has an operation counter for closing and opening commands. The counter value can be read remotely from the operator place. The value is reset from a binary input or remotely from the operator place. Local/Remote switch One binary input signal LR_SWI is included in this function to indicate the local/remote switch position from switchyard provided via the I/O board. If this signal is set to TRUE it means that change of position is allowed only from switchyard level. If the signal is set to FALSE it means that command from IED or higher level is permitted. When the signal is set to TRUE all commands (for change of position) from internal IED clients are rejected, even trip commands from protection functions are rejected. The functionality of the local/remote switch is described in figure 247.

2.6.2

524

Apparatus control (APC)

Chapter 11 Control

UE TR

Local= Operation at switch yard level

From I/O

switchLR
FAL SE

Remote= Operation at IED or higher level

en05000096.vsd

Figure 247: Local/Remote switch Blocking principles The function includes several blocking principles. The basic principle for all blocking signals is that they will affect commands from all other clients e.g. operators place, protection functions, autoreclosure etc. The blocking possibilities are: Block/deblock for open command. It is used to block operation for open command. Note that this block signal also affects the input OPEN for immediate command. Block/deblock for close command. It is used to block operation for close command. Note that this block signal also affects the input CLOSE for immediate command. Update block/deblock of positions. It is used to block the updating of position values. Other signals related to the position will be reset. Blocking of function, BLOCK, signal from DO (Data Object) Behavior (IEC61850). If DO Behavior is set to "blocked" it means that the function is active, but no outputs are generated, no reporting, control commands are rejected and functional and configuration data is visible.

The above blocking outputs are stored in a non-volatile memory. Substitution The substitution part in this function is used for manual set of the position for the switch. The typical use of substitution is that an operator enters a manual value because that the real process value is erroneous of some reason. The function will then use the manually entered value instead of the value for positions determined by the process.

Note!
It is always possible to make a substitution, independently of the position indication and the status information of the I/O board. When substitution is enabled, the position values are blocked for updating and other signals related to the position are reset. The substituted values are stored in a non-volatile memory.

525

Apparatus control (APC)

Chapter 11 Control

Time diagrams There are two timers for supervising of the execute phase, tStartMove and tIntermediate. tStartMove supervises that the primary device starts moving after the execute output pulse is sent. tIntermediate defines the maximum allowed time for intermediate position. Figure 248 explains these two timers during the execute phase.

EXE_CL Close pulse duration

AdaptivePulse = TRUE

OPENPOS

CLOSEPOS

tStartMove timer t1 tStartMove

if t1 > tStartMove then "switch-not-start-moving" attribute in 'cause' is set

tIntermediate timer t2 tIntermediate

if t2 > tIntermediate then "persisting-intermediate-state" attribute in 'cause' is set

en05000097.vsd

Figure 248: The timers tStartMove and tIntermediate The timers tOpenPulse and tClosePulse are the length of the execute output pulses to be sent to the primary equipment. Note that the output pulses for open and close command can have different pulse lengths. The pulses can also be set to be adaptive with the configuration parameter AdaptivePulse. Figure 249 shows the principle of the execute output pulse. The adaptively parameter will have affect on both execute output pulses.

526

Apparatus control (APC)

Chapter 11 Control

OPENPOS

CLOSEPOS

EXE_CL tClosePulse

AdaptivePulse=FALSE

EXE_CL tClosePulse

AdaptivePulse=TRUE

en05000098.vsd

Figure 249: Execute output pulse If the pulse is set to be adaptive, it is not possible for the pulse to exceed tOpenPulse or tClosePulse. The execute output pulses are reset when: the new expected final position is reached and the configuration parameter AdaptivePulse is set to true the timer tOpenPulse or tClosePulse has elapsed an error occurs due to the switch does not start moving, i.e. tStartMove has elapsed.

Note!
If the start position indicates bad state (OPENPOS=1 and CLOSEPOS =1) when a command is executed the execute output pulse resets only when timer "tOpenPulse" or "tClosePulse" has elapsed. There is one exception from the first item above. If the primary device is in open position and an open command is executed or if the primary device is in close position and a close command is executed. In these cases, with the additional condition that the configuration parameter AdaptivePulse is true, the execute output pulse is always activated and resets when tStartMove has elapsed. If the configuration parameter AdaptivePulse is set to false the execution output remains active until the pulse duration timer has elapsed. An example when a primary device is open and an open command is executed is shown in figure 250.

527

Apparatus control (APC)

Chapter 11 Control

OPENPOS

CLOSEPOS

EXE_OP tOpenPulse

AdaptivePulse=FALSE

EXE_OP tOpenPulse

AdaptivePulse=TRUE

tStartMove timer

en05000099.vsd

Figure 250: Open command with open position indication Error handling Depending on what error that occurs during the command sequence the error signal will be set with a value. Table 272 describes vendor specific cause values in addition to these specified in IEC 61850-8-1 standard. The list of values of the cause are in order of priority. The values are available over the IEC 61850. An output L_CAUSE on the function block indicates the latest value of the error during the command.
Table 272: Values for "cause" signal in priority order
Apparatus control function Description

22 23 24 25 30 31 32 33 34 35

wrongCTLModel blockedForCommand blocked-for-open-command blocked-for-close-command longOperationTime switch-not-start-moving persistent-intermediate-state switch-returned-to-initial-position switch-in-bad-state not-expected-final-position

528

Apparatus control (APC)

Chapter 11 Control

2.6.3

Function block
XS01SXSWI BLOCK LR_SWI OPEN CLOSE BL_OPEN BL_CLOSE BL_UPD POSOPEN POSCLOSE RS_CNT XIN XPOS EXE_OP EXE_CL SUBSTED OP_BLKD CL_BLKD UPD_BLKD POSITION OPENPOS CLOSEPOS CNT_VAL L_CAUSE en05000339.vsd

Figure 251: XS function block 2.6.4 Input and output signals

Table 273: Input signals for the SXSWI (XS01-) function block
Signal Description

BLOCK LR_SWI OPEN CLOSE BL_OPEN BL_CLOSE BL_UPD POSOPEN POSCLOSE RS_CNT XIN

Block of function Local/Remote switch indication from switchyard Pulsed signal used to immediately open the switch Pulsed signal used to immediately close the switch Signal to block the open command Signal to block the close command Steady signal for block of the position updating Signal for open position of apparatus from I/O Signal for close position of apparatus from I/O Resets the operation counter Execution information from CSWI

Table 274: Output signals for the SXSWI (XS01-) function block
Signal Description

XPOS EXE_OP EXE_CL SUBSTED OP_BLKD CL_BLKD UPD_BLKD

Group signal for XSWI output Executes the command for open direction Executes the command for close direction Indication that the position is substituted Indication that the function is blocked for open commands Indication that the function is blocked for close commands The update of position indication is blocked

529

Apparatus control (APC)

Chapter 11 Control

Signal

Description

POSITION OPENPOS CLOSEPOS CNT_VAL L_CAUSE

Apparatus position indication Apparatus open position Apparatus closed position The value of the operation counter Latest value of the error indication during command

2.6.5

Setting parameters
Table 275: Basic general settings for the SXSWI (XS01-) function
Parameter Range Step Default Unit Description

tStartMove

0.000 - 60.000

0.001

3.000

Supervision time for the apparatus to move after a command Allowed time for intermediate position The output resets when a new correct end position is reached Output pulse length for open command Output pulse length for close command Switch Type

tIntermediate AdaptivePulse

0.000 - 60.000 Not adaptive Adaptive 0.000 - 60.000 0.000 - 60.000 Load Break Disconnector Earthing Switch HS Earthing Switch

0.001 -

15.000 Not adaptive

s -

tOpenPulse tClosePulse SwitchType

0.001 0.001 -

0.200 0.200 Disconnector

s s -

2.7
2.7.1

Bay reserve (QCRSV)

Introduction The purpose of the reservation function is primarily to transfer interlocking information between IEDs in a safe way and to prevent double operation in a bay, switchyard part, or complete substation. Principle of operation The function block QCRSV handles the reservation. The function starts to operate in two ways. It starts when there is a request for reservation of the own bay or if there is a request for reservation from another bay. It is only possible to reserve the function if it is not currently reserved. The signal that can reserve the own bay is the input signal RES_RQx (x=1-8) coming from switch controller SCWI. The signals for request from another bay are the outputs RE_RQ_B and V_RE_RQ from function block RESIN. These signals are included in signal EXCH_OUT from RESIN and are connected to RES_DATA in QCRSV.

2.7.2

530

Apparatus control (APC)

Chapter 11 Control

The parameters ParamRequestx (x=1-8) are chosen at reservation of the own bay only (TRUE) or other bays (FALSE). To reserve the own bay only means that no reservation request RES_BAYS is created. Reservation request of own bay If the reservation request comes from the own bay, the function QCRSV has to know which apparatus the request comes from. This information is available with the input signal RES_RQx and parameter ParamRequestx (where x=1-8 is the number of the requesting apparatus). In order to decide if a reservation request of the current bay can be permitted QCRSV has to know whether the own bay already is reserved by itself or another bay. This information is available in the output signal RESERVED. If the RESERVED output is not set, the selection is made with the output RES_GRTx (where x=1-8 is the number of the requesting apparatus), which is connected to switch controller SCSWI. If the bay already is reserved the command sequence will be reset and the SCSWI will set the attribute "1-of-n-control" in the "cause" signal. Reservation of other bays When the function QCRSV receives a request from an apparatus in the own bay that requires other bays to be reserved as well, it checks if it already is reserved. If not, it will send a request to the other bays that are predefined (to be reserved) and wait for their response (acknowledge). The request of reserving other bays is done by activating the output RES_BAYS. When it receives acknowledge from the bays via the input RES_DATA, it sets the output RES_GRTx (where x=1-8 is the number of the requesting apparatus). If not acknowledgement from all bays is received within a certain time defined in SCSWI (tResResponse), the SCSWI will reset the reservation and set the attribute "1-of-n-control" in the "cause" signal. Reservation request from another bay When another bay requests for reservation, the input BAY_RES in corresponding function block RESIN is activated. The signal for reservation request is grouped into the output signal EXCH_OUT in RESIN, which is connected to input RES_DATA in QCRSV. If the bay is not reserved, the bay will be reserved and the acknowledgment from output ACK_T_B is sent back to the requested bay. If the bay already is reserved the reservation is kept and no acknowledgment is sent. Blocking and overriding of reservation If the function QCRSV is blocked (input BLK_RES is set to true) the reservation is blocked. That is, no reservation can be made from the own bay or any other bay. This can be set, for example, via a binary input from an external device to prevent operations from another operator place at the same time. The reservation function can also be overridden in the own bay with the OVERRIDE input signal, i.e. reserving the own bay without waiting for the external acknowledge. Bay with more than eight apparatuses If only one instance of QCRSV is used for a bay i.e. use of up to eight apparatuses, the input EXCH_IN must be set to FALSE.

531

Apparatus control (APC)

Chapter 11 Control

If there are more than eight apparatuses in the bay there has to be one additional QCRSV. The both functions QCRSV have to communicate and this is done through the input EXCH_IN and EXCH_OUT according to figure 10. If more then one QCRSV are used, the execution order is very important. The execution order must be in the way that the first QCRSV has a lower number than the next one.

CR01QCRSV EXCH_IN RES_GRT1 RES_RQ1 RES_GRT2 RES_RQ2 RES_GRT3 RES_RQ3 RES_GRT4 RES_RQ4 RES_GRT5 RES_RQ5 RES_GRT6 RES_RQ6 RES_GRT7 RES_RQ7 RES_GRT8 RES_RQ8 RES_BAYS BLK_RES ACK_TO_B OVERRIDE RESERVED RES_DATA EXCH_OUT

CR02QCRSV EXCH_IN RES_GRT1 RES_RQ1 RES_GRT2 RES_RQ2 RES_GRT3 RES_RQ3 RES_GRT4 RES_RQ4 RES_GRT5 RES_RQ5 RES_GRT6 RES_RQ6 RES_GRT7 RES_RQ7 RES_GRT8 RES_RQ8 RES_BAYS BLK_RES ACK_TO_B OVERRIDE RESERVED RES_DATA EXCH_OUT

1 1 1

RES_BAYS

ACK_TO_B

RESERVED

en05000088.vsd

Figure 252: Connection of two QCRSV function blocks

532

Apparatus control (APC)

Chapter 11 Control

2.7.3

Function block
CR01QCRSV EXCH_IN RES_RQ1 RES_RQ2 RES_RQ3 RES_RQ4 RES_RQ5 RES_RQ6 RES_RQ7 RES_RQ8 BLK_RES OVERRIDE RES_DAT A RES_GRT 1 RES_GRT 2 RES_GRT 3 RES_GRT 4 RES_GRT 5 RES_GRT 6 RES_GRT 7 RES_GRT 8 RES_BAYS ACK_T O_B RESERVED EXCH_OUT en05000340.vsd

Figure 253: CR function block 2.7.4 Input and output signals

Table 276: Input signals for the QCRSV (CR01-) function block
Signal Description

EXCH_IN RES_RQ1 RES_RQ2 RES_RQ3 RES_RQ4 RES_RQ5 RES_RQ6 RES_RQ7 RES_RQ8 BLK_RES OVERRIDE RES_DATA

Used for exchange signals between different BayRes blocks Signal for app. 1 that requests to do a reservation Signal for app. 2 that requests to do a reservation Signal for app. 3 that requests to do a reservation Signal for app. 4 that requests to do a reservation Signal for app. 5 that requests to do a reservation Signal for app. 6 that requests to do a reservation Signal for app. 7 that requests to do a reservation Signal for app. 8 that requests to do a reservation Reservation is not possible and the output signals are reset Signal to override the reservation Reservation data coming from function block ResIn

Table 277: Output signals for the QCRSV (CR01-) function block
Signal Description

RES_GRT1 RES_GRT2 RES_GRT3 RES_GRT4 RES_GRT5 RES_GRT6 RES_GRT7

Reservation is made and the app. 1 is allowed to operate Reservation is made and the app. 2 is allowed to operate Reservation is made and the app. 3 is allowed to operate Reservation is made and the app. 4 is allowed to operate Reservation is made and the app. 5 is allowed to operate Reservation is made and the app. 6 is allowed to operate Reservation is made and the app. 7 is allowed to operate

533

Apparatus control (APC)

Chapter 11 Control

Signal

Description

RES_GRT8 RES_BAYS ACK_TO_B RESERVED EXCH_OUT

Reservation is made and the app. 8 is allowed to operate Request for reservation of other bays Acknowledge to other bays that this bay is reserved Indicates that the bay is reserved Used for exchange signals between different BayRes blocks

2.7.5

Setting parameters
Table 278: General settings for the QCRSV (CR01-) function
Parameter Range Step Default Unit Description

tCancelRes ParamRequest1

0.000 - 60.000 Other bays res. Only own bay res. Other bays res. Only own bay res. Other bays res. Only own bay res. Other bays res. Only own bay res. Other bays res. Only own bay res. Other bays res. Only own bay res. Other bays res. Only own bay res. Other bays res. Only own bay res.

0.001 -

10.000 Only own bay res.

s -

Supervision time for canceling the reservation Reservation of the own bay only, at selection of apparatus 1 Reservation of the own bay only, at selection of apparatus 2 Reservation of the own bay only, at selection of apparatus 3 Reservation of the own bay only, at selection of apparatus 4 Reservation of the own bay only, at selection of apparatus 5 Reservation of the own bay only, at selection of apparatus 6 Reservation of the own bay only, at selection of apparatus 7 Reservation of the own bay only, at selection of apparatus 8

ParamRequest2

Only own bay res.

ParamRequest3

Only own bay res.

ParamRequest4

Only own bay res.

ParamRequest5

Only own bay res.

ParamRequest6

Only own bay res.

ParamRequest7

Only own bay res.

ParamRequest8

Only own bay res.

2.8
2.8.1

Reservation input (RESIN)

Introduction The function block RESIN receives the reservation information from other bays. The number of instances is the same as the number of involved bays (up to 60 instances are available).

534

Apparatus control (APC)

Chapter 11 Control

2.8.2

Principle of operation The reservation input function is based purely on Boolean logic conditions. The logic diagram in figure 254 shows how the output signals are created. The inputs of the function block are connected to a receive function block representing signals transferred over the station bus from another bay.

EXCH_IN

INT BIN

& FutureUse 1

ACK_F_B

BAY_ACK

ANY_ACK

& BAY_VAL 1

VALID_TX

RE_RQ_B

BAY_RES

& 1 V _RE_RQ

BIN INT

EXCH_OUT

en05000089.vsd

Figure 254: Logic diagram for RESIN Figure 255 describes the principle of the data exchange between all RESIN modules in the current bay. There is one RESIN function block per "other bay" used in the reservation mechanism. The output signal EXCH_OUT in the last RESIN functions block are connected to the module QCRSV that handles the reservation function in the own bay. The value to the input EXCH_IN on the first RESIN module in the chain has the integer value 5. This is provided by the use of instance number one of the function block RESIN (RE01-), where the input EXCH_IN is set to #5, but is hidden for the user.

535

Apparatus control (APC)

Chapter 11 Control

Bay 1

RE01RESIN BAY_ACK ACK_F_B BAY_VAL ANY_ACK BAY_RES VALID_TX RE_RQ_B V_RE_RQ EXCH_OUT

Bay 2

RE02RESIN EXCH_IN ACK_F_B BAY_ACK ANY_ACK BAY_VAL VALID_TX BAY_RES RE_RQ_B V_RE_RQ EXCH_OUT REnnRESIN EXCH_IN ACK_F_B BAY_ACK ANY_ACK BAY_VAL VALID_TX BAY_RES RE_RQ_B V_RE_RQ EXCH_OUT

Bay n

CR01QCRSV RES_DATA

en05000090.vsd

Figure 255: Diagram of the chaining principle for RESIN 2.8.3 Function block
RE01RESIN BAY_ACK BAY_VAL BAY_RES ACK_F_B ANY_ACK VALID_TX RE_RQ_B V_RE_RQ EXCH_OUT en05000341.vsd

Figure 256: RE function block 2.8.4 Input and output signals

Table 279: Input signals for the RESIN (RE01-) function block
Signal Description

BAY_ACK BAY_VAL BAY_RES

Another bay has acknow. the reservation req. from this bay The reserv. and acknow. signals from another bay are valid Request from other bay to reserve this bay

536

Apparatus control (APC)

Chapter 11 Control

Table 280: Output signals for the RESIN (RE01-) function block
Signal Description

ACK_F_B ANY_ACK VALID_TX RE_RQ_B V_RE_RQ EXCH_OUT

All other bays have acknow. the reserv. req. from this bay Any other bay has acknow. the reserv. req. from this bay The reserv. and acknow. signals from other bays are valid Request from other bay to reserve this bay Check if the request of reserving this bay is valid Used for exchange signals between different ResIn blocks

2.8.5

Setting parameters
Table 281: Basic general settings for the RESIN (RE01-) function
Parameter Range Step Default Unit Description

FutureUse

Bay in use Bay future use

Bay in use

The bay for this ResIn block is for future use

537

Interlocking

Chapter 11 Control

3
3.1

Interlocking
Introduction
The interlocking function blocks the possibility to operate high-voltage switching devices, for instance when a disconnector is under load, in order to prevent material damage and/or accidental human injury. Each control IED has interlocking functions for different switchyard arrangements, each handling the interlocking of one bay. The function is distributed to each control IED and not dependent on any central function. For the station-wide interlocking, the IEDs communicate via the station bus or by using hard wired binary inputs/outputs. The interlocking conditions depend on the circuit configuration and status of the installation at any given time.

3.2

Principle of operation
The interlocking function consists of software modules located in each control IED. The function is distributed and not dependent on any central function. Communication between modules in different bays is performed via the station bus. The reservation function (see section 2 "Apparatus control (APC)") is used to ensure that HV apparatuses that might affect the interlock are blocked during the time gap, which arises between position updates. This can be done by means of the communication system, reserving all HV apparatuses that might influence the interlocking condition of the intended operation. The reservation is maintained until the operation is performed. After the selection and reservation of an apparatus, the function has complete data on the status of all apparatuses in the switchyard that are affected by the selection. Other operators cannot interfere with the reserved apparatus or the status of switching devices that may affect it. The open or closed positions of the HV apparatuses are inputs to software modules distributed in the control IEDs. Each module contains the interlocking logic for a bay. The interlocking logic in a module is different, depending on the bay function and the switchyard arrangements, that is, double-breaker or 1 1/2 breaker bays have different modules. Specific interlocking conditions and connections between standard interlocking modules are performed with an engineering tool. Bay-level interlocking signals can include the following kind of information: Positions of HV apparatuses (sometimes per phase) Valid positions (if evaluated in the control module) External release (to add special conditions for release) Line voltage (to block operation of line earthing switch) Output signals to release the HV apparatus

The interlocking module is connected to the surrounding functions within a bay as shown in figure 257.

538

Interlocking

Chapter 11 Control

Interlocking modules in other bays

Apparatus control modules

SCILO SCSWI SXSWI

Apparatus control modules Interlocking module

SCILO SCSWI SXCBR

Apparatus control modules

en04000526.vsd SCILO SCSWI SXSWI

Figure 257: Interlocking module on bay level. Bays communicate via the station bus and can convey information regarding the following: Unearthed busbars Busbars connected together Other bays connected to a busbar Received data from other bays is valid

Figure 258 illustrates the data exchange principle.

539

Interlocking

Chapter 11 Control

Station bus
Bay 1 Disc QB1 and QB2 closed Bay n Disc QB1 and QB2 closed Bus coupler WA1 unearthed WA1 unearthed WA1 and WA2 interconn WA1 and WA2 interconn in other bay

WA1 not earthed WA2 not earthed WA1 and WA2 interconn

... ..

WA1 not earthed WA2 not earthed WA1 and WA2 interconn

WA1 WA2 QB1 QB2 QB1 QB2 QB1 QB2 QC1 QC2

QA1 QB9

QA1 QB9

QA1

en05000494.vsd

Figure 258: Data exchange between interlocking modules. When invalid data such as intermediate position, loss of a control terminal, or input board error are used as conditions for the interlocking condition in a bay, a release for execution of the function will not be given. On the station HMI an override function exists, which can be used to bypass the interlocking function in cases where not all the data required for the condition is valid. For all interlocking modules these general rules apply: The interlocking conditions for opening or closing of disconnectors and earthing switches are always identical. Earthing switches on the line feeder end, e.g. rapid earthing switches, are normally interlocked only with reference to the conditions in the bay where they are located, not with reference to switches on the other side of the line. So a line voltage indication may be included into line interlocking modules. If there is no line voltage supervision within the bay, then the appropriate inputs must be set to no voltage, and the operator must consider this when operating. Earthing switches can only be operated on isolated sections e.g. without load/voltage. Circuit breaker contacts cannot be used to isolate a section, i.e. the status of the circuit breaker is irrelevant as far as the earthing switch operation is concerned. Disconnectors cannot break power current or connect different voltage systems. Disconnectors in series with a circuit breaker can only be operated if the circuit breaker is open, or if the disconnectors operate in parallel with other closed con-

540

Interlocking

Chapter 11 Control

nections. Other disconnectors can be operated if one side is completely isolated, or if the disconnectors operate in parallel to other closed connections, or if they are earthed on both sides. Circuit breaker closing is only interlocked against running disconnectors in its bay or additionally in a transformer bay against the disconnectors and earthing switch on the other side of the transformer, if there is no disconnector between CB and transformer. Circuit breaker opening is only interlocked in a bus-coupler bay, if a bus bar transfer is in progress.

To make the implementation of the interlocking function easier, a number of standardized and tested software interlocking modules containing logic for the interlocking conditions are available: Line for double and transfer busbars, ABC_LINE Bus for double and transfer busbars, ABC_BC Transformer bay for double busbars, AB_TRAFO Bus-section breaker for double busbars, A1A2_BS Bus-section disconnector for double busbars, A1A2_DC Busbar earthing switch, BB_ES Double CB Bay, DB_BUS_A, DB_LINE, DB_BUS_B 1 1/2-CB diameter, BH_LINE_A, BH_CONN, BH_LINE_B

The interlocking conditions can be altered, to meet the customers specific requirements, by adding configurable logic by means of the graphical configuration tool PCM 600. The inputs Qx_EXy on the interlocking modules are used to add these specific conditions. The input signals EXDU_xx shall be set to true if there is no transmission error at the transfer of information from other bays. Required signals with designations ending in TR are intended for transfer to other bays.

3.3
3.3.1

Logical node for interlocking (SCILO)

Introduction The function SCILO is used to enable a switching operation if the interlocking conditions permit. The function itself does not provide any interlocking functionality. The interlocking conditions are generated in separate function blocks containing the interlocking logic. Principle of operation The function contains logic to enable the open and close commands respectively if the interlocking conditions are fulfilled. That means also, if the switch has a defined end position e.g. open, then the appropriate enable signal (in this case EN_OPEN) is false. The enable signals EN_OPEN and EN_CLOSE can be true at the same time only in the intermediate and bad position state and if they are enabled by the interlocking function. The position inputs come from the logical nodes Circuit breaker/switch SXCBR/SXSWI and the enable signals come from the interlocking logic. The outputs are connected to the logical node Switch controller SCSWI. One instance per switching device is needed.

3.3.2

541

Interlocking

Chapter 11 Control

POSOPEN POSCLOSE

SCILO =1
1 &

EN_OPEN >1

&

OPEN_EN CLOSE_EN
&

EN_CLOSE >1
en04000525.vsd

&

Figure 259: SCILO function logic diagram 3.3.3 Function block

CI01SCILO POSOPEN POSCLOSE OPEN_EN CLOSE_EN EN_OPEN EN_CLOSE

en05000359.vsd

Figure 260: CI function block 3.3.4 Input and output signals

Table 282: Input signals for the SCILO (CI01-) function block
Signal Description

POSOPEN POSCLOSE OPEN_EN CLOSE_EN

Open position of switch device Closed position of switch device Open operation from interlocking logic is enabled Close operation from interlocking logic is enabled

Table 283: Output signals for the SCILO (CI01-) function block
Signal Description

EN_OPEN EN_CLOSE

Open operation at closed or interm. or bad pos. is enabled Close operation at open or interm. or bad pos. is enabled

542

Interlocking

Chapter 11 Control

3.4
3.4.1

Interlocking for line bay (ABC_LINE)

Introduction The interlocking module ABC_LINE is used for a line connected to a double busbar arrangement with a transfer busbar according to figure 261. The module can also be used for a double busbar arrangement without transfer busbar or a single busbar arrangement with/without transfer busbar.

W A1 (A) W A2 (B) W A7 (C) QB1 QB2 QC1 QA1 QC2 QB9 QC9 QB7

en04000478.vsd

Figure 261: Switchyard layout ABC_LINE

543

Interlocking

Chapter 11 Control

3.4.2

Function block
IF01ABC_LINE QA1_OP QA1CLREL QA1_CL QA1CLIT L QB9_OP QB9REL QB9_CL QB9IT L QB1_OP QB1REL QB1_CL QB1IT L QB2_OP QB2REL QB2_CL QB2IT L QB7_OP QB7REL QB7_CL QB7IT L QC1_OP QC1REL QC1_CL QC1IT L QC2_OP QC2REL QC2_CL QC2IT L QC9_OP QC9REL QC9_CL QC9IT L QC11_OP QB1OPT R QC11_CL QB1CLT R QC21_OP QB2OPT R QC21_CL QB2CLT R QC71_OP QB7OPT R QC71_CL QB7CLT R BB7_D_OP QB12OPT R BC_12_CL QB12CLT R BC_17_OP VPQB1T R BC_17_CL VPQB2T R BC_27_OP VPQB7T R BC_27_CL VPQB12T R VOLT _OFF VOLT _ON VP_BB7_D VP_BC_12 VP_BC_17 VP_BC_27 EXDU_ES EXDU_BPB EXDU_BC QB9_EX1 QB9_EX2 QB1_EX1 QB1_EX2 QB1_EX3 QB2_EX1 QB2_EX2 QB2_EX3 QB7_EX1 QB7_EX2 QB7_EX3 QB7_EX4 en05000357.vsd

Figure 262: IF function block

544

Interlocking

Chapter 11 Control

3.4.3

Logic diagram

QA1_OP QA1_CL QB9_OP QB9_CL QB1_OP QB1_CL QB2_OP QB2_CL QB7_OP QB7_CL QC1_OP QC1_CL QC2_OP QC2_CL QC9_OP QC9_CL QC11_OP QC11_CL QC21_OP QC21_CL QC71_OP QC71_CL VOLT_OFF VOLT_ON VPQA1 VPQC1 VPQC2 VPQC9 QA1_OP QC1_OP QC2_OP QC9_OP QB9_EX1 VPQC2 VPQC9 QC2_CL QC9_CL QB9_EX2

ABC_LINE =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 & >1

1

VPQA1 VPQB9 VPQB1 VPQB2 VPQB7 VPQC1 VPQC2 VPQC9 VPQC11 VPQC21 VPQC71 VPVOLT QB9REL QB9ITL &
1

QA1CLREL QA1CLITL

&

en04000527.vsd

545

Interlocking

Chapter 11 Control

VPQA1 VPQB2 VPQC1 VPQC2 VPQC11 QA1_OP QB2_OP QC1_OP QC2_OP QC11_OP EXDU_ES QB1_EX1

&

1
1

QB1REL QB1ITL

VPQB2 VP_BC_12 QB2_CL BC_12_CL EXDU_BC QB1_EX2

&

VPQC1 VPQC11 QC1_CL QC11_CL EXDU_ES QB1EX3

&

en04000528.vsd

546

Interlocking

Chapter 11 Control

VPQA1 VPQB1 VPQC1 VPQC2 VPQC21 QA1_OP QB1_OP QC1_OP QC2_OP QC21_OP EXDU_ES

&

1
1

QB2REL QB2ITL

QB2_EX1

VPQB1 VP_BC_12 QB1_CL BC_12_CL EXDU_BC QB2_EX2

&

VPQC1 VPQC21 QC1_CL QC21_CL EXDU_ES QB2_EX3

&

en04000529.vsd

547

Interlocking

Chapter 11 Control

VPQC9 VPQC71 VP_BB7_D VP_BC_17 VP_BC_27 QC9_OP QC71_OP EXDU_ES BB7_D_OP EXDU_BPB BC_17_OP BC_27_OP EXDU_BC QB7_EX1 VPQA1 VPQB1 VPQC9 VPQB9 VPQC71 VP_BB7_D VP_BC_17 QA1_CL QB1_CL QC9_OP QB9_CL QC71_OP EXDU_ES BB7_D_OP EXDU_BPB BC_17_CL EXDU_BC QB7_EX2

&

>1
1

QB7REL QB7ITL

&

548

Interlocking

Chapter 11 Control

VPQA1 VPQB2 VPQC9 VPQB9 VPQC71 VP_BB7_D VP_BC_27 QA1_CL QB2_CL QC9_OP QB9_CL QC71_OP EXDU_ES BB7_D_OP EXDU_BPB BC_27_CL EXDU_BC QB7_EX3 VPQC9 VPQC71 QC9_CL QC71_CL EXDU_ES QB7_EX4 VPQB1 VPQB2 VPQB9 QB1_OP QB2_OP QB9_OP VPQB7 VPQB9 VPVOLT QB7_OP QB9_OP VOLT_OFF

&

>1

&

&

QC1REL QC1ITL QC2REL QC2ITL

&
1

QC9REL QC9ITL

en04000531.vsd

549

Interlocking

Chapter 11 Control

QB1_OP QB1_CL VPQB1 QB2_OP QB2_CL VPQB2 QB7_OP QB7_CL VPQB7 QB1_OP QB2_OP VPQB1 VPQB2 >1
1

QB1OPTR QB1CLTR VPQB1TR QB2OPTR QB2CLTR VPQB2TR QB7OPTR QB7CLTR VPQB7TR QB12OPTR QB12CLTR VPQB12TR
en04000532.vsd

&

3.4.4

Input and output signals

Table 284: Input signals for the ABC_LINE (IF01-) function block
Signal Description

QA1_OP QA1_CL QB9_OP QB9_CL QB1_OP QB1_CL QB2_OP QB2_CL QB7_OP QB7_CL QC1_OP QC1_CL QC2_OP QC2_CL QC9_OP QC9_CL QC11_OP QC11_CL QC21_OP QC21_CL

QA1 is in open position QA1 is in closed position QB9 is in open position QB9 is in closed position QB1 is in open position QB1 is in closed position QB2 is in open position QB2 is in closed position QB7 is in open position QB7 is in closed position QC1 is in open position QC1 is in closed position QC2 is in open position QC2 is in closed position QC9 is in open position QC9 is in closed position Earthing switch QC11 on busbar WA1 is in open position Earthing switch QC11 on busbar WA1 is in closed position Earthing switch QC21 on busbar WA2 is in open position Earthing switch QC21 on busbar WA2 is in closed position

550

Interlocking

Chapter 11 Control

Signal

Description

QC71_OP QC71_CL BB7_D_OP BC_12_CL BC_17_OP BC_17_CL BC_27_OP BC_27_CL VOLT_OFF VOLT_ON VP_BB7_D VP_BC_12 VP_BC_17 VP_BC_27 EXDU_ES EXDU_BPB EXDU_BC QB9_EX1 QB9_EX2 QB1_EX1 QB1_EX2 QB1_EX3 QB2_EX1 QB2_EX2 QB2_EX3 QB7_EX1 QB7_EX2 QB7_EX3 QB7_EX4

Earthing switch QC71 on busbar WA7 is in open position Earthing switch QC71 on busbar WA7 is in closed position Disconnectors on busbar WA7 except in the own bay are open A bus coupler connection exists between busbar WA1 and WA2 No bus coupler connection exists between busbar WA1 and WA7 A bus coupler connection exists between busbar WA1 and WA7 No bus coupler connection exists between busbar WA2 and WA7 A bus coupler connection exists between busbar WA2 and WA7 There is no voltage on the line and not VT (fuse) failure There is voltage on the line or there is a VT (fuse) failure Switch status of the disconnectors on busbar WA7 are valid Status of the bus coupler app. between WA1 and WA2 are valid Status of the bus coupler app. between WA1 and WA7 are valid Status of the bus coupler app. between WA2 and WA7 are valid No transm error from any bay containing earthing switches No transm error from any bay with disconnectors on WA7 No transmission error from any bus coupler bay External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB1 External condition for apparatus QB1 External condition for apparatus QB1 External condition for apparatus QB2 External condition for apparatus QB2 External condition for apparatus QB2 External condition for apparatus QB7 External condition for apparatus QB7 External condition for apparatus QB7 External condition for apparatus QB7

551

Interlocking

Chapter 11 Control

Table 285: Output signals for the ABC_LINE (IF01-) function block
Signal Description

QA1CLREL QA1CLITL QB9REL QB9ITL QB1REL QB1ITL QB2REL QB2ITL QB7REL QB7ITL QC1REL QC1ITL QC2REL QC2ITL QC9REL QC9ITL QB1OPTR QB1CLTR QB2OPTR QB2CLTR QB7OPTR QB7CLTR QB12OPTR QB12CLTR VPQB1TR VPQB2TR VPQB7TR VPQB12TR

Closing of QA1 is allowed Closing of QA1 is forbidden Switching of QB9 is allowed Switching of QB9 is forbidden Switching of QB1 is allowed Switching of QB1 is forbidden Switching of QB2 is allowed Switching of QB2 is forbidden Switching of QB7 is allowed Switching of QB7 is forbidden Switching of QC1 is allowed Switching of QC1 is forbidden Switching of QC2 is allowed Switching of QC2 is forbidden Switching of QC9 is allowed Switching of QC9 is forbidden QB1 is in open position QB1 is in closed position QB2 is in open position QB2 is in closed position QB7 is in open position QB7 is in closed position QB1 or QB2 or both are in open position QB1 and QB2 are not in open position Switch status of QB1 is valid (open or closed) Switch status of QB2 is valid (open or closed) Switch status of QB7 is valid (open or closed) Switch status of QB1 and QB2 are valid (open or closed)

3.5
3.5.1

Interlocking for bus-coupler bay (ABC_BC)

Introduction The interlocking module ABC_BC is used for a bus-coupler bay connected to a double busbar arrangement according to figure 263. The module can also be used for a single busbar arrangement with transfer busbar or double busbar arrangement without transfer busbar.

552

Interlocking

Chapter 11 Control

WA1 (A) WA2 (B) WA7 (C) QB1 QB2 QC1 QA1 QB20 QB7

QC2

en04000514.vsd

Figure 263: Switchyard layout ABC_BC

553

Interlocking

Chapter 11 Control

3.5.2

Function block
IG01ABC_BC QA1_OP QA1_CL QB1_OP QB1_CL QB2_OP QB2_CL QB7_OP QB7_CL QB20_OP QB20_CL QC1_OP QC1_CL QC2_OP QC2_CL QC11_OP QC11_CL QC21_OP QC21_CL QC71_OP QC71_CL BBT R_OP BC_12_CL VP_BBT R VP_BC_12 EXDU_ES EXDU_12 EXDU_BC QA1O_EX1 QA1O_EX2 QA1O_EX3 QB1_EX1 QB1_EX2 QB1_EX3 QB2_EX1 QB2_EX2 QB2_EX3 QB20_EX1 QB20_EX2 QB7_EX1 QB7_EX2 QA1OPREL QA1OPIT L QA1CLREL QA1CLIT L QB1REL QB1IT L QB2REL QB2IT L QB7REL QB7IT L QB20REL QB20IT L QC1REL QC1IT L QC2REL QC2IT L QB1OPT R QB1CLT R QB220OT R QB220CT R QB7OPT R QB7CLT R QB12OPT R QB12CLT R BC12OPT R BC12CLT R BC17OPT R BC17CLT R BC27OPT R BC27CLT R VPQB1T R VQB220T R VPQB7T R VPQB12T R VPBC12T R VPBC17T R VPBC27T R

en05000350.vsd

Figure 264: IG function block

554

Interlocking

Chapter 11 Control

3.5.3

Logic diagram

QA1_OP QA1_CL QB1_OP QB1_CL QB20_OP QB20_CL QB7_OP QB7_CL QB2_OP QB2_CL QC1_OP QC1_CL QC2_OP QC2_CL QC11_OP QC11_CL QC21_OP QC21_CL QC71_OP QC71_CL VPQB1 QB1_OP QA1O_EX1 VPQB20 QB20_OP QA1O_EX2 VP_BBTR BBTR_OP EXDU_12 QA1O_EX3 VPQB1 VPQB2 VPQB7 VPQB20

ABC_BC =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 & & & >1

1

VPQA1 VPQB1 VPQB20 VPQB7 VPQB2 VPQC1 VPQC2 VPQC11 VPQC21 VPQC71 QA1OPREL QA1OPITL

&

QA1CLREL QA1CLITL

en04000533.vsd

555

Interlocking

Chapter 11 Control

VPQA1 VPQB2 VPQC1 VPQC2 VPQC11 QA1_OP QB2_OP QC1_OP QC2_OP QC11_OP EXDU_ES QB1_EX1 VPQB2 VP_BC_12 QB2_CL BC_12_CL EXDU_BC QB1_EX2 VPQC1 VPQC11 QC1_CL QC11_CL EXDU_ES QB1_EX3

&

>1
1

QB1REL QB1ITL

&

&

en04000534.vsd

556

Interlocking

Chapter 11 Control

VPQA1 VPQB1 VPQC1 VPQC2 VPQC21 QA1_OP QB1_OP QC1_OP QC2_OP QC21_OP EXDU_ES QB2_EX1 VPQB1 VP_BC_12 QB1_CL BC_12_CL EXDU_BC QB2_EX2 VPQC1 VPQC21 QC1_CL QC21_CL EXDU_ES QB2_EX3

&

>1
1

QB2REL QB2ITL

&

&

en04000535.vsd

557

Interlocking

Chapter 11 Control

VPQA1 VPQB20 VPQC1 VPQC2 VPQC71 QA1_OP QB20_OP QC1_OP QC2_OP QC71_OP EXDU_ES QB7_EX1 VPQC2 VPQC71 QC2_CL QC71_CL EXDU_ES QB7_EX2 VPQA1 VPQB7 VPQC1 VPQC2 VPQC21 QA1_OP QB7_OP QC1_OP QC2_OP QC21_OP EXDU_ES QB20_EX1 VPQC2 VPQC21 QC2_CL QC21_CL EXDU_ES QB20_EX2

&

>1
1

QB7REL QB7ITL

&

&

>1
1

QB20REL QB20ITL

&

en04000536.vsd

558

Interlocking

Chapter 11 Control

VPQB1 VPQB20 VPQB7 VPQB2 QB1_OP QB20_OP QB7_OP QB2_OP QB1_OP QB1_CL VPQB1 QB20_OP QB2_OP VPQB20 VPQB2 QB7_OP QB7_CL VPQB7 QB1_OP QB2_OP VPQB1 VPQB2 QA1_OP QB1_OP QB20_OP VPQA1 VPQB1 VPQB20 QA1_OP QB1_OP QB7_OP VPQA1 VPQB1 VPQB7 QA1_OP QB2_OP QB7_OP VPQA1 VPQB2 VPQB7

&

QC1REL QC1ITL QC2REL QC2ITL

&
1

&

QB1OPTR QB1CLTR VPQB1TR QB220OTR QB220CTR VQB220TR QB7OPTR QB7CLTR VPQB7TR QB12OPTR QB12CLTR VPQB12TR BC12OPTR BC12CLTR VPBC12TR BC17OPTR BC17CLTR VPBC17TR BC27OPTR BC27CLTR VPBC27TR
en04000537.vsd

>1
1

& >1
1

& >1
1

& >1
1

&

559

Interlocking

Chapter 11 Control

3.5.4

Input and output signals

Table 286: Input signals for the ABC_BC (IG01-) function block
Signal Description

QA1_OP QA1_CL QB1_OP QB1_CL QB2_OP QB2_CL QB7_OP QB7_CL QB20_OP QB20_CL QC1_OP QC1_CL QC2_OP QC2_CL QC11_OP QC11_CL QC21_OP QC21_CL QC71_OP QC71_CL BBTR_OP BC_12_CL VP_BBTR VP_BC_12 EXDU_ES EXDU_12 EXDU_BC QA1O_EX1 QA1O_EX2 QA1O_EX3 QB1_EX1 QB1_EX2 QB1_EX3 QB2_EX1 QB2_EX2

QA1 is in open position QA1 is in closed position QB1 is in open position QB1 is in closed position QB2 is in open position QB2 is in closed position QB7 is in open position QB7 is in closed position QB20 is in open position QB20 is in closed position QC1 is in open position QC1 is in closed position QC2 is in open position QC2 is in closed position Earthing switch QC11 on busbar WA1 is in open position Earthing switch QC11 on busbar WA1 is in closed position Earthing switch QC21 on busbar WA2 is in open position Earthing switch QC21 on busbar WA2 is in closed position Earthing switch QC71 on busbar WA7 is in open position Earthing switch QC71 on busbar WA7 is in closed position No busbar transfer is in progress A bus coupler connection exists between busbar WA1 and WA2 Status are valid for app. involved in the busbar transfer Status of the bus coupler app. between WA1 and WA2 are valid No transm error from any bay containing earthing switches No transm error from any bay connected to WA1/WA2 busbars No transmission error from any other bus coupler bay External open condition for apparatus QA1 External open condition for apparatus QA1 External open condition for apparatus QA1 External condition for apparatus QB1 External condition for apparatus QB1 External condition for apparatus QB1 External condition for apparatus QB2 External condition for apparatus QB2

560

Interlocking

Chapter 11 Control

Signal

Description

QB2_EX3 QB20_EX1 QB20_EX2 QB7_EX1 QB7_EX2

External condition for apparatus QB2 External condition for apparatus QB20 External condition for apparatus QB20 External condition for apparatus QB7 External condition for apparatus QB7

Table 287: Output signals for the ABC_BC (IG01-) function block
Signal Description

QA1OPREL QA1OPITL QA1CLREL QA1CLITL QB1REL QB1ITL QB2REL QB2ITL QB7REL QB7ITL QB20REL QB20ITL QC1REL QC1ITL QC2REL QC2ITL QB1OPTR QB1CLTR QB220OTR QB220CTR QB7OPTR QB7CLTR QB12OPTR QB12CLTR BC12OPTR BC12CLTR BC17OPTR BC17CLTR BC27OPTR BC27CLTR

Opening of QA1 is allowed Opening of QA1 is forbidden Closing of QA1 is allowed Closing of QA1 is forbidden Switching of QB1 is allowed Switching of QB1 is forbidden Switching of QB2 is allowed Switching of QB2 is forbidden Switching of QB7 is allowed Switching of QB7 is forbidden Switching of QB20 is allowed Switching of QB20 is forbidden Switching of QC1 is allowed Switching of QC1 is forbidden Switching of QC2 is allowed Switching of QC2 is forbidden QB1 is in open position QB1 is in closed position QB2 and QB20 are in open position QB2 or QB20 or both are not in open position QB7 is in open position QB7 is in closed position QB1 or QB2 or both are in open position QB1 and QB2 are not in open position No connection via the own bus coupler between WA1 and WA2 Conn. exists via the own bus coupler between WA1 and WA2 No connection via the own bus coupler between WA1 and WA7 Conn. exists via the own bus coupler between WA1 and WA7 No connection via the own bus coupler between WA2 and WA7 Conn. exists via the own bus coupler between WA2 and WA7

561

Interlocking

Chapter 11 Control

Signal

Description

VPQB1TR VQB220TR VPQB7TR VPQB12TR VPBC12TR VPBC17TR VPBC27TR

Switch status of QB1 is valid (open or closed) Switch status of QB2 and QB20 are valid (open or closed) Switch status of QB7 is valid (open or closed) Switch status of QB1 and QB2 are valid (open or closed) Status of the bus coupler app. between WA1 and WA2 are valid Status of the bus coupler app. between WA1 and WA7 are valid Status of the bus coupler app. between WA2 and WA7 are valid

3.6
3.6.1

Interlocking for transformer bay (AB_TRAFO)

Introduction The interlocking module AB_TRAFO is used for a transformer bay connected to a double busbar arrangement according to figure 265. The module is used when there is no disconnector between circuit breaker and transformer. Otherwise, the module ABC_LINE can be used. This module can also be used in single busbar arrangements.

WA1 (A) WA2 (B) QB1 QB2 QC1 QA1 AB_TRAFO QC2

T QC3 QA2 QC4 QB3 QB4

QA2 and QC4 are not used in this interlocking

en04000515.vsd

Figure 265: Switchyard layout AB_TRAFO

562

Interlocking

Chapter 11 Control

3.6.2

Function block
IE01AB_TRAFO QA1CLREL QA1CLIT L QB1REL QB1IT L QB2REL QB2IT L QC1REL QC1IT L QC2REL QC2IT L QB1OPT R QB1CLT R QB2OPT R QB2CLT R QB12OPT R QB12CLT R VPQB1T R VPQB2T R VPQB12T R

QA1_OP QA1_CL QB1_OP QB1_CL QB2_OP QB2_CL QC1_OP QC1_CL QC2_OP QC2_CL QB3_OP QB3_CL QB4_OP QB4_CL QC3_OP QC3_CL QC11_OP QC11_CL QC21_OP QC21_CL BC_12_CL VP_BC_12 EXDU_ES EXDU_BC QA1_EX1 QA1_EX2 QA1_EX3 QB1_EX1 QB1_EX2 QB1_EX3 QB2_EX1 QB2_EX2 QB2_EX3

en05000358.vsd

Figure 266: IE function block

563

Interlocking

Chapter 11 Control

3.6.3

Logic diagram

QA1_OP QA1_CL QB1_OP QB1_CL QB2_OP QB2_CL QC1_OP QC1_CL QC2_OP QC2_CL QB3_OP QB3_CL QB4_OP QB4_CL QC3_OP QC3_CL QC11_OP QC11_CL QC21_OP QC21_CL VPQB1 VPQB2 VPQC1 VPQC2 VPQB3 VPQB4 VPQC3 QA1_EX2 QC3_OP QA1_EX3 QC1_CL QC2_CL QC3_CL QA1_EX1

AB_TRAFO =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 &
1

VPQA1 VPQB1 VPQB2 VPQC1 VPQC2 VPQB3 VPQB4 VPQC3 VPQC11 VPQC21 QA1CLREL QA1CLITL

>1 &

en04000538.vsd

564

Interlocking

Chapter 11 Control

VPQA1 VPQB2 VPQC1 VPQC2 VPQC3 VPQC11 QA1_OP QB2_OP QC1_OP QC2_OP QC3_OP QC11_OP EXDU_ES QB1_EX1 VPQB2 VPQC3 VP_BC_12 QB2_CL QC3_OP BC_12_CL EXDU_BC QB1_EX2 VPQC1 VPQC2 VPQC3 VPQC11 QC1_CL QC2_CL QC3_CL QC11_CL EXDU_ES QB1_EX3

&

>1
1

QB1REL QB1ITL

&

&

en04000539.vsd

565

Interlocking

Chapter 11 Control

VPQA1 VPQB1 VPQC1 VPQC2 VPQC3 VPQC21 QA1_OP QB1_OP QC1_OP QC2_OP QC3_OP QC21_OP EXDU_ES QB2_EX1 VPQB1 VPQC3 VP_BC_12 QB1_CL QC3_OP BC_12_CL EXDU_BC QB2_EX2 VPQC1 VPQC2 VPQC3 VPQC21 QC1_CL QC2_CL QC3_CL QC21_CL EXDU_ES QB2_EX3

&

>1
1

QB2REL QB2ITL

&

&

en04000540.vsd

566

Interlocking

Chapter 11 Control

VPQB1 VPQB2 VPQB3 VPQB4 QB1_OP QB2_OP QB3_OP QB4_OP QB1_OP QB1_CL VPQB1 QB2_OP QB2_CL VPQB2 QB1_OP QB2_OP VPQB1 VPQB2

&

QC1REL QC1ITL QC2REL QC2ITL

QB1OPTR QB1CLTR VPQB1TR QB2OPTR QB2CLTR VPQB2TR QB12OPTR QB12CLTR VPQB12TR

en04000541.vsd

>1
1

&

3.6.4

Input and output signals

Table 288: Input signals for the AB_TRAFO (IE01-) function block
Signal Description

QA1_OP QA1_CL QB1_OP QB1_CL QB2_OP QB2_CL QC1_OP QC1_CL QC2_OP QC2_CL QB3_OP QB3_CL QB4_OP QB4_CL QC3_OP QC3_CL QC11_OP

QA1 is in open position QA1 is in closed position QB1 is in open position QB1 is in closed position QB2 is in open position QB2 is in closed position QC1 is in open position QC1 is in closed position QC2 is in open position QC2 is in closed position QB3 is in open position QB3 is in closed position QB4 is in open position QB4 is in closed position QC3 is in open position QC3 is in closed position QC11 on busbar WA1 is in open position

567

Interlocking

Chapter 11 Control

Signal

Description

QC11_CL QC21_OP QC21_CL BC_12_CL VP_BC_12 EXDU_ES EXDU_BC QA1_EX1 QA1_EX2 QA1_EX3 QB1_EX1 QB1_EX2 QB1_EX3 QB2_EX1 QB2_EX2 QB2_EX3

QC11 on busbar WA1 is in closed position QC21 on busbar WA2 is in open position QC21 on busbar WA2 is in closed position A bus coupler connection exists between busbar WA1 and WA2 Status of the bus coupler app. between WA1 and WA2 are valid No transm error from any bay containing earthing switches No transmission error from any bus coupler bay External condition for apparatus QA1 External condition for apparatus QA1 External condition for apparatus QA1 External condition for apparatus QB1 External condition for apparatus QB1 External condition for apparatus QB1 External condition for apparatus QB2 External condition for apparatus QB2 External condition for apparatus QB2

Table 289: Output signals for the AB_TRAFO (IE01-) function block
Signal Description

QA1CLREL QA1CLITL QB1REL QB1ITL QB2REL QB2ITL QC1REL QC1ITL QC2REL QC2ITL QB1OPTR QB1CLTR QB2OPTR QB2CLTR QB12OPTR QB12CLTR VPQB1TR VPQB2TR VPQB12TR

Closing of QA1 is allowed Closing of QA1 is forbidden Switching of QB1 is allowed Switching of QB1 is forbidden Switching of QB2 is allowed Switching of QB2 is forbidden Switching of QC1 is allowed Switching of QC1 is forbidden Switching of QC2 is allowed Switching of QC2 is forbidden QB1 is in open position QB1 is in closed position QB2 is in open position QB2 is in closed position QB1 or QB2 or both are in open position QB1 and QB2 are not in open position Switch status of QB1 is valid (open or closed) Switch status of QB2 is valid (open or closed) Switch status of QB1 and QB2 are valid (open or closed)

568

Interlocking

Chapter 11 Control

3.7
3.7.1

Interlocking for bus-section breaker (A1A2_BS)

Function block
IH01A1A2_BS QA1_OP QA1OPREL QA1_CL QA1OPIT L QB1_OP QA1CLREL QB1_CL QA1CLIT L QB2_OP QB1REL QB2_CL QB1IT L QC3_OP QB2REL QC3_CL QB2IT L QC4_OP QC3REL QC4_CL QC3IT L S1QC1_OP QC4REL S1QC1_CL QC4IT L S2QC2_OP S1S2OPT R S2QC2_CL S1S2CLT R BBT R_OP QB1OPT R VP_BBT R QB1CLT R EXDU_12 QB2OPT R EXDU_ES QB2CLT R QA1O_EX1 VPS1S2T R QA1O_EX2 VPQB1T R QA1O_EX3 VPQB2T R QB1_EX1 QB1_EX2 QB2_EX1 QB2_EX2 en05000348.vsd

Figure 267: IH function block

569

Interlocking

Chapter 11 Control

3.7.2

Logic diagram

QA1_OP QA1_CL QB1_OP QB1_CL QB2_OP QB2_CL QC3_OP QC3_CL QC4_OP QC4_CL S1QC1_OP S1QC1_CL S2QC2_OP S2QC2_CL VPQB1 QB1_OP QA1O_EX1 VPQB2 QB2_OP QA1O_EX2 VP_BBTR BBTR_OP EXDU_12 QA1O_EX3 VPQB1 VPQB2 VPQA1 VPQC3 VPQC4 VPS1QC1 QA1_OP QC3_OP QC4_OP S1QC1_OP EXDU_ES QB1_EX1 VPQC3 VPS1QC1 QC3_CL S1QC1_CL EXDU_ES QB1_EX2

A1A2_BS =1 =1 =1 =1 =1 =1 =1 & >1

1

VPQA1 VPQB1 VPQB2 VPQC3 VPQC4 VPS1QC1 VPS2QC2 QA1OPREL QA1OPITL

& &

& & >1

QA1CLREL QA1CLITL QB1REL QB1ITL

&

en04000542.vsd

570

Interlocking

Chapter 11 Control

VPQA1 VPQC3 VPQC4 VPS2QC2 QA1_OP QC3_OP QC4_OP S2QC2_OP EXDU_ES QB2_EX1 VPQC4 VPS2QC2 QC4_CL S2QC2_CL EXDU_ES QB2_EX2 VPQB1 VPQB2 QB1_OP QB2_OP QB1_OP QB1_CL VPQB1 QB2_OP QB2_CL VPQB2 QB1_OP QB2_OP QA1_OP VPQB1 VPQB2 VPQA1

&

>1
1

QB2REL QB2ITL

&

&

QC3REL QC3ITL QC4REL QC4ITL QB1OPTR QB1CLTR VPQB1TR QB2OPTR QB2CLTR VPQB2TR

>1
1

S1S2OPTR S1S2CLTR VPS1S2TR

en04000543.vsd

&

3.7.3

Input and output signals

Table 290: Input signals for the A1A2_BS (IH01-) function block
Signal Description

QA1_OP QA1_CL QB1_OP QB1_CL QB2_OP

QA1 is in open position QA1 is in closed position QB1 is in open position QB1 is in closed position QB2 is in open position

571

Interlocking

Chapter 11 Control

Signal

Description

QB2_CL QC3_OP QC3_CL QC4_OP QC4_CL S1QC1_OP S1QC1_CL S2QC2_OP S2QC2_CL BBTR_OP VP_BBTR EXDU_12 EXDU_ES QA1O_EX1 QA1O_EX2 QA1O_EX3 QB1_EX1 QB1_EX2 QB2_EX1 QB2_EX2

QB2 is in closed position QC3 is in open position QC3 is in closed position QC4 is in open position QC4 is in closed position QC1 on bus section 1 is in open position QC1 on bus section 1 is in closed position QC2 on bus section 2 is in open position QC2 on bus section 2 is in closed position No busbar transfer is in progress Status are valid for app. involved in the busbar transfer No transm error from any bay connected to busbar 1 and 2 No transm error from bays containing earth. sw. QC1 or QC2 External open condition for apparatus QA1 External open condition for apparatus QA1 External open condition for apparatus QA1 External condition for apparatus QB1 External condition for apparatus QB1 External condition for apparatus QB2 External condition for apparatus QB2

Table 291: Output signals for the A1A2_BS (IH01-) function block
Signal Description

QA1OPREL QA1OPITL QA1CLREL QA1CLITL QB1REL QB1ITL QB2REL QB2ITL QC3REL QC3ITL QC4REL QC4ITL S1S2OPTR S1S2CLTR QB1OPTR

Opening of QA1 is allowed Opening of QA1 is forbidden Closing of QA1 is allowed Closing of QA1 is forbidden Switching of QB1 is allowed Switching of QB1 is forbidden Switching of QB2 is allowed Switching of QB2 is forbidden Switching of QC3 is allowed Switching of QC3 is forbidden Switching of QC4 is allowed Switching of QC4 is forbidden No bus section connection between bus section 1 and 2 Bus coupler connection between bus section 1 and 2 exists QB1 is in open position

572

Interlocking

Chapter 11 Control

Signal

Description

QB1CLTR QB2OPTR QB2CLTR VPS1S2TR VPQB1TR VPQB2TR

QB1 is in closed position QB2 is in open position QB2 is in closed position Status of the app. between bus section 1 and 2 are valid Switch status of QB1 is valid (open or closed) Switch status of QB2 is valid (open or closed)

3.8
3.8.1

Interlocking for bus-section disconnector (A1A2_DC)

Introduction The interlocking module A1A2_DC is used for one bus-section disconnector between section 1 and 2 according to figure 268. The module can be used for different busbars, which includes a bus-section disconnector.

QB WA1 (A1) WA2 (A2)

QC1

QC2

A1A2_DC

en04000492.vsd

Figure 268: Switchyard layout A1A2_DC

573

Interlocking

Chapter 11 Control

3.8.2

Function block
II01A1A2_DC QB_OP QB_CL S1QC1_OP S1QC1_CL S2QC2_OP S2QC2_CL S1DC_OP S2DC_OP VPS1_DC VPS2_DC EXDU_ES EXDU_BB QBCL_EX1 QBCL_EX2 QBOP_EX1 QBOP_EX2 QBOP_EX3 QBOPREL QBOPIT L QBCLREL QBCLIT L DCOPT R DCCLT R VPDCT R

en05000349.vsd

Figure 269: II function block

574

Interlocking

Chapter 11 Control

3.8.3

Logic diagram

A1A2_DC QB_OP QB_CL S1QC1_OP S1QC1_CL S2QC2_OP S2QC2_CL VPS1QC1 VPS2QC2 VPS1_DC S1QC1_OP S2QC2_OP S1DC_OP EXDU_ES EXDU_BB QBOP_EX1 VPS1QC1 VPS2QC2 VPS2_DC S1QC1_OP S2QC2_OP S2DC_OP EXDU_ES EXDU_BB QBOP_EX2 VPS1QC1 VPS2QC2 S1QC1_CL S2QC2_CL EXDU_ES QBOP_EX3 =1 VPQB VPDCTR DCOPTR DCCLTR =1 =1 VPS1QC1 VPS2QC2

&

>1
1

QBOPREL QBOPITL

&

&

en04000544.vsd

575

Interlocking

Chapter 11 Control

3.8.4

Input and output signals

Table 292: Input signals for the A1A2_DC (II01-) function block
Signal Description

QB_OP QB_CL S1QC1_OP S1QC1_CL S2QC2_OP S2QC2_CL S1DC_OP S2DC_OP VPS1_DC VPS2_DC EXDU_ES EXDU_BB QBCL_EX1 QBCL_EX2 QBOP_EX1 QBOP_EX2 QBOP_EX3

QB is in open position QB is in closed position QC1 on bus section 1 is in open position QC1 on bus section 1 is in closed position QC2 on bus section 2 is in open position QC2 on bus section 2 is in closed position All disconnectors on bus section 1 are in open position All disconnectors on bus section 2 are in open position Switch status of disconnectors on bus section 1 are valid Switch status of disconnectors on bus section 2 are valid No transm error from bays containing earth. sw. QC1 or QC2 No transm error from bays with disc conn to section 1 and 2 External close condition for section disconnector QB External close condition for section disconnector QB External open condition for section disconnector QB External open condition for section disconnector QB External open condition for section disconnector QB

576

Interlocking

Chapter 11 Control

Table 293: Output signals for the A1A2_DC (II01-) function block
Signal Description

QBOPREL QBOPITL QBCLREL QBCLITL DCOPTR DCCLTR VPDCTR

Opening of QB is allowed Opening of QB is forbidden Closing of QB is allowed Closing of QB is forbidden The bus section disconnector is in open position The bus section disconnector is in closed position Switch status of QB is valid (open or closed)

3.9
3.9.1

Interlocking for busbar earthing switch (BB_ES)

Introduction The interlocking module BB_ES is used for one busbar earthing switch on any busbar parts according to figure 270.

QC

en04000504.vsd

Figure 270: Switchyard layout BB_ES 3.9.2 Function block

IJ01BB_ES QC_OP QC_CL BB_DC_OP VP_BB_DC EXDU_BB QCREL QCITL BBESOPTR BBESCLTR

en05000347.vsd

Figure 271: IJ function block

577

Interlocking

Chapter 11 Control

3.9.3

Logic diagram

BB_ES VP_BB_DC BB_DC_OP EXDU_BB QC_OP QC_CL QCREL QCITL BBESOPTR BBESCLTR
en04000546.vsd

&

3.9.4

Input and output signals

Table 294: Input signals for the BB_ES (IJ01-) function block
Signal Description

QC_OP QC_CL BB_DC_OP VP_BB_DC EXDU_BB

Busbar earthing switch QC is in open position Busbar earthing switch QC is in closed position All disconnectors on this busbar part are open Status for all disconnectors on this busbar part are valid No transm error from bays with disc on this busbar part

Table 295: Output signals for the BB_ES (IJ01-) function block
Signal Description

QCREL QCITL BBESOPTR BBESCLTR

Switching of QC is allowed Switching of QC is forbidden QC on this busbar part is in open position QC on this busbar part is in closed position

3.10
3.10.1

Interlocking for double CB bay (DB)

Introduction The interlocking modules DB_BUS_A, DB_LINE and DB_BUS_B are used for a line connected to a double circuit breaker arrangement according to figure 272.

578

Interlocking

Chapter 11 Control

WA1 (A) WA2 (B) QB1 QC1 QA1 DB_BUS_A QC2 QC5 QA2 DB_BUS_B QB2 QC4

QB61

QB62 QC3

QB9 DB_LINE QC9

en04000518.vsd

Figure 272: Switchyard layout double circuit breaker. Three types of interlocking modules per double circuit breaker bay are defined. DB_LINE is the connection from the line to the circuit breaker parts that are connected to the busbars. DB_BUS_A and DB_BUS_B are the connections from the line to the busbars.

579

Interlocking

Chapter 11 Control

3.10.2

Function block
IB01DB_BUS_A QA1_OP QA1CLREL QA1_CL QA1CLITL QB1_OP QB61REL QB1_CL QB61ITL QB61_OP QB1REL QB61_CL QB1ITL QC1_OP QC1REL QC1_CL QC1ITL QC2_OP QC2REL QC2_CL QC2ITL QC3_OP QB1OPTR QC3_CL QB1CLTR QC11_OP VPQB1TR QC11_CL EXDU_ES QB61_EX1 QB61_EX2 QB1_EX1 QB1_EX2 en05000354.vsd

Figure 273: IB function block

IA01DB_LINE QA1_OP QA1_CL QA2_OP QA2_CL QB61_OP QB61_CL QC1_OP QC1_CL QC2_OP QC2_CL QB62_OP QB62_CL QC4_OP QC4_CL QC5_OP QC5_CL QB9_OP QB9_CL QC3_OP QC3_CL QC9_OP QC9_CL VOLT_OFF VOLT_ON QB9_EX1 QB9_EX2 QB9_EX3 QB9_EX4 QB9_EX5 QB9REL QB9ITL QC3REL QC3ITL QC9REL QC9ITL

en05000356.vsd

Figure 274: IA function block

580

Interlocking

Chapter 11 Control

IC01DB_BUS_B QA2_OP QA2CLREL QA2_CL QA2CLITL QB2_OP QB62REL QB2_CL QB62ITL QB62_OP QB2REL QB62_CL QB2ITL QC4_OP QC4REL QC4_CL QC4ITL QC5_OP QC5REL QC5_CL QC5ITL QC3_OP QB2OPTR QC3_CL QB2CLTR QC21_OP VPQB2TR QC21_CL EXDU_ES QB62_EX1 QB62_EX2 QB2_EX1 QB2_EX2 en05000355.vsd

Figure 275: IC function block

581

Interlocking

Chapter 11 Control

3.10.3

Logic diagrams

QA1_OP QA1_CL QB61_OP QB61_CL QB1_OP QB1_CL QC1_OP QC1_CL QC2_OP QC2_CL QC3_OP QC3_CL QC11_OP QC11_CL VPQB61 VPQB1 VPQA1 VPQC1 VPQC2 VPQC3 QA1_OP QC1_OP QC2_OP QC3_OP QB61_EX1 VPQC2 VPQC3 QC2_CL QC3_CL QB61_EX2 VPQA1 VPQC1 VPQC2 VPQC11 QA1_OP QC1_OP QC2_OP QC11_OP EXDU_ES QB1_EX1 VPQC1 VPQC11 QC1_CL QC11_CL EXDU_ES QB1_EX2

DB_BUS_A =1 =1 =1 =1 =1 =1 =1 & & >1

1 1

VPQA1 VPQB61 VPQB1 VPQC1 VPQC2 VPQC3 VPQC11 QA1CLREL QA1CLITL QB61REL QB61ITL

&

&

>1
1

QB1REL QB1ITL

&

en04000547.vsd

582

Interlocking

Chapter 11 Control

VPQB61 VPQB1 QB61_OP QB1_OP QB1_OP QB1_CL VPQB1

&

1 1

QC1REL QC1ITL QC2REL QC2ITL QB1OPTR QB1CLTR VPQB1TR

en04000548.vsd

583

Interlocking

Chapter 11 Control

QA1_OP QA1_CL QA2_OP QA2_CL QB61_OP QB61_CL QC1_OP QC1_CL QC2_OP QC2_CL QB62_OP QB62_CL QC4_OP QC4_CL QC5_OP QC5_CL QB9_OP QB9_CL QC3_OP QC3_CL QC9_OP QC9_CL VOLT_OFF VOLT_ON VPQA1 VPQA2 VPQC1 VPQC2 VPQC3 VPQC4 VPQC5 VPQC9 QA1_OP QA2_OP QC1_OP QC2_OP QC3_OP QC4_OP QC5_OP QC9_OP QB9_EX1

DB_LINE =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 & >1

1

VPQA1 VPQA2 VPQB61 VPQC1 VPQC2 VPQB62 VPQC4 VPQC5 VPQB9 VPQC3 VPQC9 VPVOLT QB9REL QB9ITL

&

en04000549.vsd

584

Interlocking

Chapter 11 Control

VPQA1 VPQC1 VPQC2 VPQC3 VPQC9 VPQB62 QA1_OP QC1_OP QC2_OP QC3_OP QC9_OP QB62_OP QB9_EX2 VPQA2 VPQB61 VPQC3 VPQC4 VPQC5 VPQC9 QA2_OP QB61_OP QC3_OP QC4_OP QC5_OP QC9_OP QB9_EX3 VPQC3 VPQC9 VPQB61 VPQB62 QC3_OP QC9_OP QB61_OP QB62_OP QB9_EX4 VPQC3 VPQC9 QC3_CL QC9_CL QB9_EX5

&

>1

&

&

&

en04000550.vsd

585

Interlocking

Chapter 11 Control

VPQB61 VPQB62 VPQB9 QB61_OP QB62_OP QB9_OP VPQB9 VPVOLT QB9_OP VOLT_OFF

&
1

QC3REL QC3ITL

&
1

QC9REL QC9ITL
en04000551.vsd

586

Interlocking

Chapter 11 Control

QA2_OP QA2_CL QB62_OP QB62_CL QB2_OP QB2_CL QC4_OP QC4_CL QC5_OP QC5_CL QC3_OP QC3_CL QC21_OP QC21_CL VPQB62 VPQB2 VPQA2 VPQC4 VPQC5 VPQC3 QA2_OP QC4_OP QC5_OP QC3_OP QB62_EX1 VPQC5 VPQC3 QC5_CL QC3_CL QB62_EX2 VPQA2 VPQC4 VPQC5 VPQC21 QA2_OP QC4_OP QC5_OP QC21_OP EXDU_ES QB2_EX1 VPQC4 VPQC21 QC4_CL QC21_CL EXDU_ES QB2_EX2

DB_BUS_B =1 =1 =1 =1 =1 =1 =1 & & >1

1 1

VPQA2 VPQB62 VPQB2 VPQC4 VPQC5 VPQC3 VPQC21 QA2CLREL QA2CLITL QB62REL QB62ITL

&

&

>1
1

QB2REL QB2ITL

&

en04000552.vsd

587

Interlocking

Chapter 11 Control

VPQB62 VPQB2 QB62_OP QB2_OP QB2_OP QB2_CL VPQB2

&

1 1

QC4REL QC4ITL QC5REL QC5ITL QB2OPTR QB2CLTR VPQB2TR

en04000553.vsd

3.10.4

Input and output signals

Table 296: Input signals for the DB_BUS_A (IB01-) function block
Signal Description

QA1_OP QA1_CL QB1_OP QB1_CL QB61_OP QB61_CL QC1_OP QC1_CL QC2_OP QC2_CL QC3_OP QC3_CL QC11_OP QC11_CL EXDU_ES QB61_EX1 QB61_EX2 QB1_EX1 QB1_EX2

QA1 is in open position QA1 is in closed position QB1 is in open position QB1 is in closed position QB61 is in open position QB61 is in closed position QC1 is in open position QC1 is in closed position QC2 is in open position QC2 is in closed position QC3 is in open position QC3 is in closed position Earthing switch QC11 on busbar WA1 is in open position Earthing switch QC11 on busbar WA1 is in closed position No transm error from bay containing earthing switch QC11 External condition for apparatus QB61 External condition for apparatus QB61 External condition for apparatus QB1 External condition for apparatus QB1

588

Interlocking

Chapter 11 Control

Table 297: Output signals for the DB_BUS_A (IB01-) function block
Signal Description

QA1CLREL QA1CLITL QB61REL QB61ITL QB1REL QB1ITL QC1REL QC1ITL QC2REL QC2ITL QB1OPTR QB1CLTR VPQB1TR

Closing of QA1 is allowed Closing of QA1 is forbidden Switching of QB61 is allowed Switching of QB61 is forbidden Switching of QB1 is allowed Switching of QB1 is forbidden Switching of QC1 is allowed Switching of QC1 is forbidden Switching of QC2 is allowed Switching of QC2 is forbidden QB1 is in open position QB1 is in closed position Switch status of QB1 is valid (open or closed)

Table 298: Input signals for the DB_LINE (IA01-) function block
Signal Description

QA1_OP QA1_CL QA2_OP QA2_CL QB61_OP QB61_CL QC1_OP QC1_CL QC2_OP QC2_CL QB62_OP QB62_CL QC4_OP QC4_CL QC5_OP QC5_CL QB9_OP QB9_CL QC3_OP QC3_CL QC9_OP

QA1 is in open position QA1 is in closed position QA2 is in open position QA2 is in closed position QB61 is in open position QB61 is in closed position QC1 is in open position QC1 is in closed position QC2 is in open position QC2 is in closed position QB62 is in open position QB62 is in closed position QC4 is in open position QC4 is in closed position QC5 is in open position QC5 is in closed position QB9 is in open position QB9 is in closed position QC3 is in open position QC3 is in closed position QC9 is in open position

589

Interlocking

Chapter 11 Control

Signal

Description

QC9_CL VOLT_OFF VOLT_ON QB9_EX1 QB9_EX2 QB9_EX3 QB9_EX4 QB9_EX5

QC9 is in closed position There is no voltage on the line and not VT (fuse) failure There is voltage on the line or there is a VT (fuse) failure External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9

Table 299: Output signals for the DB_LINE (IA01-) function block
Signal Description

QB9REL QB9ITL QC3REL QC3ITL QC9REL QC9ITL

Switching of QB9 is allowed Switching of QB9 is forbidden Switching of QC3 is allowed Switching of QC3 is forbidden Switching of QC9 is allowed Switching of QC9 is forbidden

Table 300: Input signals for the DB_BUS_B (IC01-) function block
Signal Description

QA2_OP QA2_CL QB2_OP QB2_CL QB62_OP QB62_CL QC4_OP QC4_CL QC5_OP QC5_CL QC3_OP QC3_CL QC21_OP QC21_CL

QA2 is in open position QA2 is in closed position QB2 is in open position QB2 is in closed position QB62 is in open position QB62 is in closed position QC4 is in open position QC4 is in closed position QC5 is in open position QC5 is in closed position QC3 is in open position QC3 is in closed position Earthing switch QC21 on busbar WA2 is in open position Earthing switch QC21 on busbar WA2 is in closed position

590

Interlocking

Chapter 11 Control

Signal

Description

EXDU_ES QB62_EX1 QB62_EX2 QB2_EX1 QB2_EX2

No transm error from bay containing earthing switch QC21 External condition for apparatus QB62 External condition for apparatus QB62 External condition for apparatus QB2 External condition for apparatus QB2

Table 301: Output signals for the DB_BUS_B (IC01-) function block
Signal Description

QA2CLREL QA2CLITL QB62REL QB62ITL QB2REL QB2ITL QC4REL QC4ITL QC5REL QC5ITL QB2OPTR QB2CLTR VPQB2TR

Closing of QA2 is allowed Closing of QA2 is forbidden Switching of QB62 is allowed Switching of QB62 is forbidden Switching of QB2 is allowed Switching of QB2 is forbidden Switching of QC4 is allowed Switching of QC4 is forbidden Switching of QC5 is allowed Switching of QC5 is forbidden QB2 is in open position QB2 is in closed position Switch status of QB2 is valid (open or closed)

3.11
3.11.1

Interlocking for 1 1/2 CB diameter (BH)

Introduction The interlocking modules BH_LINE_A, BH_CONN and BH_LINE_B are used for lines connected to a breaker-and-a-half diameter according to figure 276.

591

Interlocking

Chapter 11 Control

WA1 (A) WA2 (B) QB1 QC1 QA1 QC2 QA1 QC2 QB2 QC1

QB6 BH_LINE_A QC3

QB6 QC3 BH_LINE_B

QB61

QA1

QB62

QB9 QC1 QC9 QC2

QB9 QC9

BH_CONN en04000513.vsd

Figure 276: Switchyard layout breaker-and-a-half Three types of interlocking modules per diameter are defined. BH_LINE_A and BH_LINE_B are the connections from a line to a busbar. BH_CONN is the connection between the two lines of the diameter in the breaker and a half switchyard layout.

592

Interlocking

Chapter 11 Control

3.11.2

Function blocks
IL01BH_LINE_A QA1_OP QA1CLREL QA1_CL QA1CLITL QB6_OP QB6REL QB6_CL QB6ITL QB1_OP QB1REL QB1_CL QB1ITL QC1_OP QC1REL QC1_CL QC1ITL QC2_OP QC2REL QC2_CL QC2ITL QC3_OP QC3REL QC3_CL QC3ITL QB9_OP QB9REL QB9_CL QB9ITL QC9_OP QC9REL QC9_CL QC9ITL CQA1_OP QB1OPTR CQA1_CL QB1CLTR CQB61_OP VPQB1TR CQB61_CL CQC1_OP CQC1_CL CQC2_OP CQC2_CL QC11_OP QC11_CL VOLT_OFF VOLT_ON EXDU_ES QB6_EX1 QB6_EX2 QB1_EX1 QB1_EX2 QB9_EX1 QB9_EX2 QB9_EX3 QB9_EX4 QB9_EX5 QB9_EX6 QB9_EX7 en05000352.vsd

Figure 277: IL function block

593

Interlocking

Chapter 11 Control

IM01BH_LINE_B QA1_OP QA1CLREL QA1_CL QA1CLIT L QB6_OP QB6REL QB6_CL QB6IT L QB2_OP QB2REL QB2_CL QB2IT L QC1_OP QC1REL QC1_CL QC1IT L QC2_OP QC2REL QC2_CL QC2IT L QC3_OP QC3REL QC3_CL QC3IT L QB9_OP QB9REL QB9_CL QB9IT L QC9_OP QC9REL QC9_CL QC9IT L CQA1_OP QB2OPT R CQA1_CL QB2CLT R CQB62_OP VPQB2T R CQB62_CL CQC1_OP CQC1_CL CQC2_OP CQC2_CL QC21_OP QC21_CL VOLT _OFF VOLT _ON EXDU_ES QB6_EX1 QB6_EX2 QB2_EX1 QB2_EX2 QB9_EX1 QB9_EX2 QB9_EX3 QB9_EX4 QB9_EX5 QB9_EX6 QB9_EX7 en05000353.vsd

Figure 278: IM function block

594

Interlocking

Chapter 11 Control

QA1_OP QA1_CL QB61_OP QB61_CL QB62_OP QB62_CL QC1_OP QC1_CL QC2_OP QC2_CL 1QC3_OP 1QC3_CL 2QC3_OP 2QC3_CL QB61_EX1 QB61_EX2 QB62_EX1 QB62_EX2

IK01BH_CONN QA1CLREL QA1CLITL QB61REL QB61ITL QB62REL QB62ITL QC1REL QC1ITL QC2REL QC2ITL

en05000351.vsd

Figure 279: IK function block

595

Interlocking

Chapter 11 Control

3.11.3

Logic diagrams

QA1_OP QA1_CL QB1_OP QB1_CL QB6_OP QB6_CL QC9_OP QC9_CL QB9_OP QB9_CL QC1_OP QC1_CL QC2_OP QC2_CL QC3_OP QC3_CL CQA1_OP CQA1_CL CQC1_OP CQC1_CL CQC2_OP CQC2_CL CQB61_OP CQB61_CL QC11_OP QC11_CL VOLT_OFF VOLT_ON VPQB1 VPQB6 VPQB9 VPQA1 VPQC1 VPQC2 VPQC3 QA1_OP QC1_OP QC2_OP QC3_OP QB6_EX1 VPQC2 VPQC3 QC2_CL QC3_CL QB6_EX2

BH_LINE_A =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 &
1

VPQA1 VPQB1 VPQB6 VPQC9 VPQB9 VPQC1 VPQC2 VPQC3 VPCQA1 VPCQC1 VPCQC2 VPCQB61 VPQC11 VPVOLT QA1CLREL QA1CLITL QB6REL QB6ITL

&

>1
1

&

en04000554.vsd

596

Interlocking

Chapter 11 Control

VPQA1 VPQC1 VPQC2 VPQC11 QA1_OP QC1_OP QC2_OP QC11_OP EXDU_ES QB1_EX1 VPQC1 VPQC11 QC1_CL QC11_CL EXDU_ES QB1_EX2 VPQB1 VPQB6 QB1_OP QB6_OP VPQB6 VPQB9 VPCQB61 QB6_OP QB9_OP CQB61_OP VPQA1 VPQB6 VPQC9 VPQC1 VPQC2 VPQC3 VPCQA1 VPCQB61 VPCQC1 VPCQC2 QB9_EX1 QB6_OP QB9_EX2 QA1_OP QC1_OP QC2_OP QB9_EX3

&

>1
1

QB1REL QB1ITL

&

&

1 1

QC1REL QC1ITL QC2REL QC2ITL QC3REL QC3ITL

&
1

&

>1

QB9REL QB9ITL

>1 &

en04000555.vsd

597

Interlocking

Chapter 11 Control

CQB61_OP QB9_EX4 CQA1_OP CQC1_OP CQC2_OP QB9_EX5 QC9_OP QC3_OP QB9_EX6 VPQC9 VPQC3 QC9_CL QC3_CL QB9_EX7 VPQB9 VPVOLT QB9_OP VOLT_OFF QB1_OP QB1_CL VPQB1

>1 &

&

>1

&

&

QC9REL QC9ITL QB1OPTR QB1CLTR VPQB1TR

en04000556.vsd

598

Interlocking

Chapter 11 Control

QA1_OP QA1_CL QB2_OP QB2_CL QB6_OP QB6_CL QC9_OP QC9_CL QB9_OP QB9_CL QC1_OP QC1_CL QC2_OP QC2_CL QC3_OP QC3_CL CQA1_OP CQA1_CL CQC1_OP CQC1_CL CQC2_OP CQC2_CL CQB62_OP CQB62_CL QC21_OP QC21_CL VOLT_OFF VOLT_ON VPQB2 VPQB6 VPQB9 VPQA1 VPQC1 VPQC2 VPQC3 QA1_OP QC1_OP QC2_OP QC3_OP QB6_EX1 VPQC2 VPQC3 QC2_CL QC3_CL QB6_EX2

BH_LINE_B =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 =1 &
1

VPQA1 VPQB2 VPQB6 VPQC9 VPQB9 VPQC1 VPQC2 VPQC3 VPCQA1 VPCQC1 VPCQC2 VPCQB62 VPQC21 VPVOLT QA1CLREL QA1CLITL QB6REL QB6ITL

&

>1
1

&

en04000557.vsd

599

Interlocking

Chapter 11 Control

VPQA1 VPQC1 VPQC2 VPQC21 QA1_OP QC1_OP QC2_OP QC21_OP EXDU_ES QB2_EX1 VPQC1 VPQC21 QC1_CL QC21_CL EXDU_ES QB2_EX2 VPQB2 VPQB6 QB2_OP QB6_OP VPQB6 VPQB9 VPCQB62 QB6_OP QB9_OP CQB62_OP VPQA1 VPQB6 VPQC9 VPQC1 VPQC2 VPQC3 VPCQA1 VPCQB62 VPCQC1 VPCQC2 QB9_EX1 QB6_OP QB9_EX2 QA1_OP QC1_OP QC2_OP QB9_EX3

&

>1
1

QB2REL QB2ITL

&

&

1 1

QC1REL QC1ITL QC2REL QC2ITL QC3REL QC3ITL

&
1

&

>1

QB9REL QB9ITL

>1 &

en04000558.vsd

600

Interlocking

Chapter 11 Control

CQB62_OP QB9_EX4 CQA1_OP CQC1_OP CQC2_OP QB9_EX5 QC9_OP QC3_OP QB9_EX6 VPQC9 VPQC3 QC9_CL QC3_CL QB9_EX7 VPQB9 VPVOLT QB9_OP VOLT_OFF QB2_OP QB2_CL VPQB2

>1 &

&

>1

&

&

QC9REL QC9ITL QB2OPTR QB2CLTR VPQB2TR

en04000559.vsd

601

Interlocking

Chapter 11 Control

QA1_OP QA1_CL QB61_OP QB61_CL QB62_OP QB62_CL QC1_OP QC1_CL QC2_OP QC2_CL 1QC3_OP 1QC3_CL 2QC3_OP 2QC3_CL VPQB61 VPQB62 VPQA1 VPQC1 VPQC2 VP1QC3 QA1_OP QC1_OP QC2_OP 1QC3_OP QB61_EX1 VPQC1 VP1QC3 QC1_CL 1QC3_CL QB61_EX2 VPQA1 VPQC1 VPQC2 VP2QC3 QA1_OP QC1_OP QC2_OP 2QC3_OP QB62_EX1 VPQC2 VP2QC3 QC2_CL 2QC3_CL QB62_EX2 VPQB61 VPQB62 QB61_OP QB62_OP

BH_CONN =1 =1 =1 =1 =1 =1 =1 & & >1

1 1

VPQA1 VPQB61 VPQB62 VPQC1 VPQC2 VP1QC3 VP2QC3 QA1CLREL QA1CLITL QB61REL QB61ITL

&

&

>1
1

QB62REL QB62ITL

&

&

1 1

QC1REL QC1ITL QC2REL QC2ITL

en04000560.vsd

602

Interlocking

Chapter 11 Control

3.11.4

Input and output signals

Table 302: Input signals for the BH_LINE_A (IL01-) function block
Signal QA1_OP QA1_CL QB6_OP QB6_CL QB1_OP QB1_CL QC1_OP QC1_CL QC2_OP QC2_CL QC3_OP QC3_CL QB9_OP QB9_CL QC9_OP QC9_CL CQA1_OP CQA1_CL CQB61_OP CQB61_CL CQC1_OP CQC1_CL CQC2_OP CQC2_CL QC11_OP QC11_CL VOLT_OFF VOLT_ON EXDU_ES QB6_EX1 QB6_EX2 QB1_EX1 QB1_EX2 QB9_EX1 QB9_EX2 Description QA1 is in open position QA1 is in closed position QB6 is in open position QB6 is in close position QB1 is in open position QB1 is in closed position QC1 is in open position QC1 is in closed position QC2 is in open position QC2 is in closed position QC3 is in open position QC3 is in closed position QB9 is in open position QB9 is in closed position QC9 is in open position QC9 is in closed position QA1 in module BH_CONN is in open position QA1 in module BH_CONN is in closed position QB61 in module BH_CONN is in open position QB61 in module BH_CONN is in closed position QC1 in module BH_CONN is in open position QC1 in module BH_CONN is in closed position QC2 in module BH_CONN is in open position QC2 in module BH_CONN is in closed position Earthing switch QC11 on busbar WA1 is in open position Earthing switch QC11 on busbar WA1 is in closed position There is no voltage on line and not VT (fuse) failure There is voltage on the line or there is a VT (fuse) failure No transm error from bay containing earthing switch QC11 External condition for apparatus QB6 External condition for apparatus QB6 External condition for apparatus QB1 External condition for apparatus QB1 External condition for apparatus QB9 External condition for apparatus QB9

603

Interlocking

Chapter 11 Control

Signal QB9_EX3 QB9_EX4 QB9_EX5 QB9_EX6 QB9_EX7

Description External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9

Table 303: Output signals for the BH_LINE_A (IL01-) function block
Signal QA1CLREL QA1CLITL QB6REL QB6ITL QB1REL QB1ITL QC1REL QC1ITL QC2REL QC2ITL QC3REL QC3ITL QB9REL QB9ITL QC9REL QC9ITL QB1OPTR QB1CLTR VPQB1TR Description Closing of QA1 is allowed Closing of QA1 is forbidden Switching of QB6 is allowed Switching of QB6 is forbidden Switching of QB1 is allowed Switching of QB1 is forbidden Switching of QC1 is allowed Switching of QC1 is forbidden Switching of QC2 is allowed Switching of QC2 is forbidden Switching of QC3 is allowed Switching of QC3 is forbidden Switching of QB9 is allowed Switching of QB9 is forbidden Switching of QC9 is allowed Switching of QC9 is forbidden QB1 is in open position QB1 is in closed position Switch status of QB1 is valid (open or closed)

Table 304: Input signals for the BH_LINE_B (IM01-) function block
Signal QA1_OP QA1_CL QB6_OP QB6_CL QB2_OP QB2_CL QC1_OP Description QA1 is in open position QA1 is in closed position QB6 is in open position QB6 is in close position QB2 is in open position QB2 is in closed position QC1 is in open position

604

Interlocking

Chapter 11 Control

Signal QC1_CL QC2_OP QC2_CL QC3_OP QC3_CL QB9_OP QB9_CL QC9_OP QC9_CL CQA1_OP CQA1_CL CQB62_OP CQB62_CL CQC1_OP CQC1_CL CQC2_OP CQC2_CL QC21_OP QC21_CL VOLT_OFF VOLT_ON EXDU_ES QB6_EX1 QB6_EX2 QB2_EX1 QB2_EX2 QB9_EX1 QB9_EX2 QB9_EX3 QB9_EX4 QB9_EX5 QB9_EX6 QB9_EX7

Description QC1 is in closed position QC2 is in open position QC2 is in closed position QC3 is in open position QC3 is in closed position QB9 is in open position QB9 is in closed position QC9 is in open position QC9 is in closed position QA1 in module BH_CONN is in open position QA1 in module BH_CONN is in closed position QB62 in module BH_CONN is in open position QB62 in module BH_CONN is in closed position QC1 in module BH_CONN is in open position QC1 in module BH_CONN is in closed position QC2 in module BH_CONN is in open position QC2 in module BH_CONN is in closed position Earthing switch QC21 on busbar WA2 is in open position Earthing switch QC21 on busbar WA2 is in closed position There is no voltage on line and not VT (fuse) failure There is voltage on the line or there is a VT (fuse) failure No transm error from bay containing earthing switch QC21 External condition for apparatus QB6 External condition for apparatus QB6 External condition for apparatus QB2 External condition for apparatus QB2 External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9 External condition for apparatus QB9

Table 305: Output signals for the BH_LINE_B (IM01-) function block

605

Interlocking

Chapter 11 Control

Signal QA1CLREL QA1CLITL QB6REL QB6ITL QB2REL QB2ITL QC1REL QC1ITL QC2REL QC2ITL QC3REL QC3ITL QB9REL QB9ITL QC9REL QC9ITL QB2OPTR QB2CLTR VPQB2TR

Description Closing of QA1 is allowed Closing of QA1 is forbidden Switching of QB6 is allowed Switching of QB6 is forbidden Switching of QB2 is allowed Switching of QB2 is forbidden Switching of QC1 is allowed Switching of QC1 is forbidden Switching of QC2 is allowed Switching of QC2 is forbidden Switching of QC3 is allowed Switching of QC3 is forbidden Switching of QB9 is allowed Switching of QB9 is forbidden Switching of QC9 is allowed Switching of QC9 is forbidden QB2 is in open position QB2 is in closed position Switch status of QB2 is valid (open or closed)

Table 306: Input signals for the BH_CONN (IK01-) function block
Signal QA1_OP QA1_CL QB61_OP QB61_CL QB62_OP QB62_CL QC1_OP QC1_CL QC2_OP QC2_CL 1QC3_OP 1QC3_CL 2QC3_OP Description QA1 is in open position QA1 is in closed position QB61 is in open position QB61 is in closed position QB62 is in open position QB62 is in closed position QC1 is in open position QC1 is in closed position QC2 is in open position QC2 is in closed position QC3 on line 1 is in open position QC3 on line 1 is in closed position QC3 on line 2 is in open position

606

Interlocking

Chapter 11 Control

Signal 2QC3_CL QB61_EX1 QB61_EX2 QB62_EX1 QB62_EX2

Description QC3 on line 2 is in closed position External condition for apparatus QB61 External condition for apparatus QB61 External condition for apparatus QB62 External condition for apparatus QB62

Table 307: Output signals for the BH_CONN (IK01-) function block
Signal QA1CLREL QA1CLITL QB61REL QB61ITL QB62REL QB62ITL QC1REL QC1ITL QC2REL QC2ITL Description Closing of QA1 is allowed Closing of QA1 is forbidden Switching of QB61 is allowed Switching of QB61 is forbidden Switching of QB62 is allowed Switching of QB62 is forbidden Switching of QC1 is allowed Switching of QC1 is forbidden Switching of QC2 is allowed Switching of QC2 is forbidden

607

Interlocking

Chapter 11 Control

3.12
3.12.1

Horizontal communication via GOOSE for interlocking

Function block
GR01IntlReceive BLOCK INSTNAME RESRENAM RESGRNAM APP1NAME APP2NAME APP3NAME APP4NAME APP5NAME APP6NAME APP7NAME APP8NAME APP9NAME APP10NAM APP11NAM APP12NAM APP13NAM APP14NAM APP15NAM RESREQ RESGRANT APP1_OP APP1_CL APP1VAL APP2_OP APP2_CL APP2VAL APP3_OP APP3_CL APP3VAL APP4_OP APP4_CL APP4VAL APP5_OP APP5_CL APP5VAL APP6_OP APP6_CL APP6VAL APP7_OP APP7_CL APP7VAL APP8_OP APP8_CL APP8VAL APP9_OP APP9_CL APP9VAL APP10_OP APP10_CL APP10VAL APP11_OP APP11_CL APP11VAL APP12_OP APP12_CL APP12VAL APP13_OP APP13_CL APP13VAL APP14_OP APP14_CL APP14VAL APP15_OP APP15_CL APP15VAL COM_VAL en07000048.vsd

Figure 280: GR function block

608

Interlocking

Chapter 11 Control

3.12.2

Input and output signals

Table 308: Input signals for the IntlReceive (GR01-) function block
Signal BLOCK Description Block of output signals

Table 309: Output signals for the IntlReceive (GR01-) function block
Signal RESREQ RESGRANT APP1_OP APP1_CL APP1VAL APP2_OP APP2_CL APP2VAL APP3_OP APP3_CL APP3VAL APP4_OP APP4_CL APP4VAL APP5_OP APP5_CL APP5VAL APP6_OP APP6_CL APP6VAL APP7_OP APP7_CL APP7VAL APP8_OP APP8_CL APP8VAL APP9_OP APP9_CL APP9VAL APP10_OP APP10_CL APP10VAL Description Reservation request Reservation granted Apparatus 1 position is open Apparatus 1 position is closed Apparatus 1 position is valid Apparatus 2 position is open Apparatus 2 position is closed Apparatus 2 position is valid Apparatus 3 position is open Apparatus 3 position is closed Apparatus 3 position is valid Apparatus 4 position is open Apparatus 4 position is closed Apparatus 4 position is valid Apparatus 5 position is open Apparatus 5 position is closed Apparatus 5 position is valid Apparatus 6 position is open Apparatus 6 position is closed Apparatus 6 position is valid Apparatus 7 position is open Apparatus 7 position is closed Apparatus 7 position is valid Apparatus 8 position is open Apparatus 8 position is closed Apparatus 8 position is valid Apparatus 9 position is open Apparatus 9 position is closed Apparatus 9 position is valid Apparatus 10 position is open Apparatus 10 position is closed Apparatus 10 position is valid

609

Interlocking

Chapter 11 Control

Signal APP11_OP APP11_CL APP11VAL APP12_OP APP12_CL APP12VAL APP13_OP APP13_CL APP13VAL APP14_OP APP14_CL APP14VAL APP15_OP APP15_CL APP15VAL COM_VAL

Description Apparatus 11 position is open Apparatus 11 position is closed Apparatus 11 position is valid Apparatus 12 position is open Apparatus 12 position is closed Apparatus 12 position is valid Apparatus 13 position is open Apparatus 13 position is closed Apparatus 13 position is valid Apparatus 14 position is open Apparatus 14 position is closed Apparatus 14 position is valid Apparatus 15 position is open Apparatus 15 position is closed Apparatus 15 position is valid Receive communication status is valid

3.12.3

Setting parameters
Table 310: Basic general settings for the IntlReceive (GR01-) function
Parameter Operation Range Off On Step Default Off Unit Description Operation Off/On

610

Voltage control (VCTR)

Chapter 11 Control

Voltage control (VCTR)

Function block name: VCSANSI number: 90 IEC 61850 logical node name: TR1ATCC IEC 60617 graphical symbol:

Function block name: VCPANSI number: 90 IEC 61850 logical node name: TR8ATCC

IEC 60617 graphical symbol:

Function block name: TCMANSI number: 84 IEC 61850 logical node name: TCMYLTC

IEC 60617 graphical symbol:

Function block name: TCLANSI number: 84 IEC 61850 logical node name: TCLYLTC

IEC 60617 graphical symbol:

4.1

Introduction
The voltage control function is used for control of power transformers with a motor driven on-load tap changer. The function provides automatic regulation of the voltage on the secondary side of transformers or alternatively on a load point further out in the network. Control of a single transformer, as well as control of up to eight transformers in parallel is possible. For parallel control of power transformers, three alternative methods are available, the master-follower method, the circulating current method and the reverse reactance method. The two former methods require exchange of information between the parallel transformers and this is provided for within IEC 61850-8-1. The voltage control includes many extra features such as possibility to avoid simultaneous tapping of parallel transformers, hot stand by regulation of a transformer in a group which regulates it to a correct tap position even though the LV CB is open, compensation for a possible capacitor

611

Voltage control (VCTR)

Chapter 11 Control

bank on the LV side bay of a transformer, extensive tap changer monitoring including contact wear and hunting detection, monitoring of the power flow in the transformer so that e.g. the voltage control can be blocked if the power reverses etc.

4.2

Principle of operation
The voltage control function is built up by two function blocks. Both are logical nodes in IEC 61850-8-1: Automatic Tap Changer Control (ATCC) Tap Changer (YLTC)

Automatic Tap Changer Control (ATCC) is a function designed to automatically maintain the voltage at the LV-side side of a power transformer within given limits around a set target voltage. A raise or lower command is generated whenever the measured voltage, for a given period of time, deviates from the set target value by more than the preset deadband value (i.e. degree of insensitivity). A time delay (inverse or definite time) is set to avoid unnecessary operation during shorter voltage deviations from the target value, and in order to coordinate with other automatic voltage controllers in the system. Tap Changer (YLTC) is an interface between the tap changer controller (ATCC) and the transformer OLTC itself. More specifically this means that it receives information from the ATCC, and based on this it gives command-pulses to a power transformer motor driven on-load tap changer (OLTC) and also receives information from the OLTC regarding tap position, progress of given commands etc. YLTC also serves the purpose of giving information about tap position to the transformer differential protection (PDIF) when this option is used in PDIF.

4.3
4.3.1

Automatic tap changer control (ATCC)

Introduction This function controls the voltage on the LV side of a transformer either automatically or manually. The automatic control can be either for a single transformer, or for a group of parallel transformers. Principle of operation The LV-side of the transformer is used as the voltage measuring point. If necessary, the secondary side current is used as load current to calculate the line-voltage drop to the regulation point. This current is also used when parallel control with the circulating current method is used. In addition, all three phase currents from the HV-winding (i.e. usually the winding where the tap changer is situated) are used by the ATCC function for over current blocking. The MeasMode is a selection of single phase, or phase-phase, or positive sequence quantity. It is to be used for voltage and current measurement on the LV-side. The involved phases are also selected. Thus, single phases as well as phase-phase or three-phase feeding on the LV-side is possible but it is commonly selected for current and voltage.

4.3.2

612

Voltage control (VCTR)

Chapter 11 Control

The analog input signals are normally common with other functions in the terminal, such as e.g. protection functions. The LV-busbar voltage will from here on be designated UB. Similarly the notation IL for load current and UL for load point voltage will be used in the text to follow. Automatic voltage control for a single transformer The ATCC function measures the magnitude of the busbar voltage UB. If no other additional features are enabled (i.e. line voltage drop compensation), this voltage is further used for voltage regulation. The ATCC function then compares this voltage with the set voltage, Uset and decides which action should be taken. To avoid unnecessary switching around the setpoint, a deadband (i.e. degree of insensitivity) is introduced. The deadband is symmetrical around Uset (see figure 281), and it is arranged in such a way that there is an outer and an inner deadband. Measured voltages outside the outer deadband start the timer to initiate tap commands, whilst the sequence resets when the measured voltage is once again back inside the inner deadband. One half of the outer deadband will be denoted as U from here on. The setting of U, (i.e. setting parameter Udeadband in the setting tool under the ATCC function) should be set to a value near to the power transformers tap changer voltage step (typically 75125% of the tap changer step).
S e c u rity R a n g e

*)

*)

R a is e C m d

U U U in U in U1 U set U2

Low er C m d

*)

U b lo c k

U m in

U m ax

V o lta g e M a g n itu d e

* ) A c tio n in a c c o rd a n c w ith s e ttin g (s e e . ta b le 2 ) e n 0 6 0 0 0 4 8 9 .v s d

Figure 281: Control actions on a voltage scale. During normal operating conditions the busbar voltage UB, stays within the outer deadband (i.e. interval between U1 and U2 in figure 281). In that case no actions will be taken by the ATCC. However, if UB becomes smaller than U1, or greater than U2, an appropriate lower or raise timer will start. The timer will run as long as the measured voltage stays outside the inner deadband. If this condition persists longer than the preset time delay, ATCC will initiate that the appropriate ULOWER or URAISE command will be sent from YLTC to the transformer OLTC. If necessary, the procedure will be repeated until the magnitude of the busbar voltage again falls within the inner deadband. One half of the inner deadband will be denoted as Uin from here on. The inner deadband Uin, (i.e. parameter UDeadbandInner in the setting tool under the ATCC function) should be set to a value smaller than U. It is recommended to set the inner deadband to 25-70% of the U value. This way of working is used by the ATCC while the busbar voltage is within the security range [Umin ,Umax] A situation where UB falls outside this range will be regarded as an abnormal situation.

613

Voltage control (VCTR)

Chapter 11 Control

Instead of controlling the voltage at the LV busbar in the same substation as the transformer itself, it is possible to control the voltage at a load point out in the network, downstream from the transformer. The Line Voltage Drop Compensation (LDC) can be selected by a setting parameter, and it works such that the voltage drop from the transformer location to the load point is calculated based on the measured load current and the known line impedance. In order to prevent unnecessary OLTC operations caused by temporary voltage fluctuations and to coordinate OLTC operations in radial networks, a time delay is used for the tapping command to the OLTC. The time delay can be either definite time or inverse time and two time settings are used, the first (t1) for the initial delay of a tap command, and the second (t2) for consecutive tap commands. Automatic control of parallel transformers Parallel control of power transformers means control of two or more power transformers connected to the same busbar on the LV side and in most cases also on the HV side. Special measures must be taken in order to avoid a runaway situation where the tap changers on the parallel transformers gradually diverge and end up in opposite end positions. Three alternative methods can be used for parallel control with the ATCC function: the master-follower method, the reverse reactance method and the circulating current method. Parallel control with the master-follower method In the master-follower method, one of the transformers is selected to be master, and will regulate the voltage in accordance with the principles described before (Automatic voltage control for a single transformer). Selection of the master is made by activating the binary input FORCMAST in the ATCC CAP function block for one of the transformers in the group. The followers can act in one of two alternative ways selected by a setting parameter: 1. Raise and lower commands (URAISE and ULOWER) generated by the master, initiates the corresponding command in all follower ATCCs simultaneously, and consequently they will blindly follow the master irrespective of their individual tap positions 2. The followers read the tap position of the master and adapt to the same tap position or to a tap position with an offset relative to the master. In this mode, the followers can also be time delayed relative to the master. Parallel control with the reverse reactance method In the reverse reactance method, the LDC (Line voltage Drop Compensation) is used. This function was briefly described above and the purpose was then to control the voltage at a load point further out in the network. The very same function can also be used here but with a completely different objective. Whereas the LDC, when used to control the voltage at a load point, gives a voltage drop along a line from the busbar voltage UB to a load point voltage UL, the LDC, when used in the reverse reactance parallel control of transformers, gives a voltage increase (actually, by adjusting the ratio XL/RL with respect to the power factor, the length of the vector UL will be approximately equal to the length of UB) from UB up towards the transformer itself. When the voltage at a load point is controlled by using LDC, the line impedance from the transformer to the load point must be given as a setting parameter. If a negative reactance is entered instead of the normal positive line reactance, parallel transformers will act in such a way that the transformer with a higher tap position will be the first to tap down when the busbar voltage in-

614

Voltage control (VCTR)

Chapter 11 Control

creases, and the transformer with a lower tap position will be the first to tap up when the busbar voltage decreases. The overall performance will then be that a runaway tap situation will be avoided and that the circulating current will be minimized. Parallel control with the circulating current method This method requires extensive exchange of data between the ATCC function blocks (one ATCC function for each transformer in the parallel group), and that must be achieved either via the GOOSE interbay communication on the IEC 61850-8-1 protocol if the ATCC functions reside in different IEDs, or alternatively by CAP configuration internally in an IED if the ATCC blocks reside as multiple instances in the same IED. Complete exchange of ATCC data, analog as well as binary, on GOOSE is made cyclically every 300 ms. The main objectives of the circulating current method for parallel voltage control are: 1. Regulate the busbar or load voltage to the preset target value. 2. Minimize the circulating current in order to achieve optimal sharing of the reactive load between parallel transformers. The busbar voltage UB is measured individually for each transformer in the parallel group by its associated ATCC function. These measured values will then be exchanged between the transformers, and in each ATCC block, the mean value of all UB values will be calculated. The resulting value UBmean will then be used in each terminal instead of UB for the voltage regulation, thus assuring that the same value is used by all ATCC functions, and thereby avoiding that one erroneous measurement in one transformer could upset the voltage regulation. At the same time, supervision of the VT mismatch is also performed. Figure 282 shows an example with two transformers connected in parallel. If transformer T1 on this picture has higher no load voltage it will drive a circulating current which adds to the load current in T1 and subtracts from the load current in T2.

615

Voltage control (VCTR)

Chapter 11 Control

I cc....T2

U T1

I cc....T2

U T2

+
T2
ZT1 IT1
I cc....T1

+
IT2 ZT2

T1
I cc....T1

UB

IT1 IL Load

IT2
IL

UL

UL

Load
en06000484.vsd

Figure 282: Circulating current in a parallel group of two transformers It can be shown that the magnitude of the circulating current in this case can be approximately calculated with the formula:

I cc _ T 1 = I cc _ T 2 =

UT 1 UT 2 ZT 1 + ZT 2
(Equation 95)

Because the transformer impedance is dominantly inductive, it is possible to use just the transformer reactances in the above formula. At the same time this means that T1 circulating current lags the busbar voltage by almost 90, whilst T2 circulating current leads the busbar voltage by almost 90, see figure 283.

616

Voltage control (VCTR)

Chapter 11 Control

UT1 UB UT2

CT1*ICC_T1*ZT1 CT2*ICC_T2*ZT2

IL

IT2 2*Udeadband

IT1

ICC_T2 T2 Receives Cir_Curr IL = IT1+ IT2 Icc_T1 = Imag {IT1- (ZT2/(ZT1+ZT2)) * IL} Icc_T2 = Imag {IT2- (ZT1/(ZT1+ZT2)) * IL}

ICC_T1 T1 Produces Cir_Curr

en06000525.vsd

Figure 283: Vector diagram for two power transformers working in parallel Thus, by minimizing the circulating current flow through transformers, the total reactive power flow is optimized as well. In the same time, at this optimum state the apparent power flow is distributed among the transformers in the group in proportion to their rated power. In order to calculate the circulating current, measured current values for the individual transformers must be communicated between the participating ATCC functions. It should be noted that the Fourier filters in different IEDs run asynchronously, which means that current and voltage phasors cannot be exchanged and used for calculation directly between the IEDs. In order to synchronize measurements within all IEDs in the parallel group, a common reference must be chosen. The most suitable reference quantity for all transformers, belonging to the same parallel group, is the busbar voltage. This means that the measured busbar voltage is used as a reference phasor in all IEDs, and the position of the current phasors in a complex plane is calculated in respect to this reference. This is a simple and effective solution, which eliminates any additional need for synchronization between the IEDs regarding the ATCC function. At each transformer bay, the real and imaginary parts of the current on the secondary side of the transformer are calculated from measured values, and distributed to the ATCC functions belonging to the same parallel group.

617

Voltage control (VCTR)

Chapter 11 Control

As mentioned before, only the imaginary part (i.e. reactive current component) of the individual transformer current is needed for the circulating current calculations. The real part of the current will, however, be used to calculate the total through load current and will be used for the line voltage drop compensation. The total load current is defined as the sum of all individual transformer currents:

I L = Ii
i =1

(Equation 96)

where the subscript i signifies the transformer bay number and k the number of parallel transformers in the group (k 8). Next step is to extract the circulating current Icc_i that flows in bay i. It is possible to identify a term in the bay current which represents the circulating current. The magnitude of the circulating current in bay i, Icc_i , can be calculated as:

I cc _ i = Im( I i K i I L )
(Equation 97)

where Im signifies the imaginary part of the expression in brackets and Ki is a constant which depends on the number of transformers in the parallel group and their short-circuit reactances. The ATCC function automatically calculates this constant based on the transformer reactances which are setting parameters, and shall be given in primary ohms calculated from each transformer rating plate. The minus sign is added in the above equation in order to get a positive value of the circulating current for the transformer that generates it. In this way each ATCC function calculates the circulating current of its own bay. A plus sign means that the transformer produces circulating current whilst a minus sign means that the transformer receives circulating current. As a next step, it is necessary to estimate the value of the no-load voltage in each transformer. To do that the magnitude of the circulating current in each bay is first converted to a voltage deviation, Udi, with the following formula:

U di = Ci I cc _ i X i
(Equation 98)

where Xi is the short-circuit reactance for transformer i and Ci, is a setting parameter named Comp which serves the purpose of alternatively increasing or decreasing the impact of the circulating current in the ATCC control calculations. It should be noted that Udi will have positive values for transformers that produce circulating current and negative values for transformers that receive circulating current. Now the magnitude of the no-load voltage for each transformer can be approximated with:

618

Voltage control (VCTR)

Chapter 11 Control

U i = U Bmean + U di
(Equation 99)

Generally speaking, this value for the no-load voltage can then be put into the voltage control function in a similar way as for the single transformer described previously. Ui would then be regarded similarly to the single transformer measured busbar voltage, and further control actions taken. For the transformer producing/receiving the circulating current, the calculated no-load voltage will be greater/smaller than the measured voltage UBmean. The calculated no-load voltage will thereafter be compared with the set voltage Uset. A steady deviation which is outside the outer deadband will result in ULOWER or URAISE being initiated alternatively. In this way the overall control action will always be correct since the position of a tap changer is directly related to the transformer no-load voltage. The sequence resets when UBmean is inside the inner deadband at the same time as the calculated no-load voltages for all transformers in the parallel group are inside the outer deadband. The example in figure 284,is a fabricated case and not very realistic, but it illustrates some details on how the described regulation works.

T1

T2

T3

T4

T1 No-load voltage

UBmean

DB1

DB2 Uset DB2

DB1
en06000526.vsd

Figure 284: Selection of transformer to tap

619

Voltage control (VCTR)

Chapter 11 Control

In the figure 284, voltage is considered as increasing above the line denoted Uset, and decreasing below that line. In the ATCC function for T1 and T4, the calculated no-load voltage for T1 and T4 respectively, is above the upper limit of DB1 and thus outside the deadband. In the ATCC function for T2, the calculated no-load voltage for T2, viewed from the upper DB1, is not outside (above) the deadband, but as viewed from the lower DB1 it is outside (below) the deadband. However, there is a restriction in a situation like this, when the measured busbar voltage, UBmean, is on the opposite side of the Uset line (in figure 284), then UBmean must be inside DB1 if the calculated no-load voltage for that transformer shall qualify as a candidate for tapping. Thus in the example above, the calculated no-load voltage for T2, although below DB1, would not be considered for tapping in this case. In the ATCC function for T3, the calculated no-load voltage for T3, is above the upper limit of DB1 and thus outside the deadband. However, viewed from the upper limit DB1, transformers with negative voltage deviation, Udi, are disregarded and similarly, viewed from the lower limit DB1, transformers with positive voltage deviation, Udi, are disregarded. Thus in the example above, the calculated no-load voltage for T3, although above DB1, would not be considered in this case..Thus in the example above, the calculated no-load voltage for T3, although above DB1, would not be considered for tapping in this case. It is possible to avoid simultaneous tapping, and to distribute tapping actions evenly among the parallel transformers in a busbar group. This is a selected by a setting parameter, and the algorithm in the ATCC function will then select the transformer with the greatest voltage deviation Udi to tap first, i.e. after time delay t1. Thereafter, the transformer with the then greatest value of Udi amongst the remaining transformers in the group will tap after a further time delay t2, and so on. This is made possible as the calculation of Icc is updated every time the measured values are exchanged on the horizontal communication (every 300 ms). If two transformers have equal magnitude of Udi, then there is a predetermined order governing which one is going to tap first.

620

Voltage control (VCTR)

Chapter 11 Control

Logic diagrams

AUTO a b

UL U1 INNER DB

<

a<b

&

&

a U2 INNER DB b

>

a>b

& >1
URAISE

a U1 DB b

<

a<b

a U2 DB b

>

a>b

>1

>1

ULOWER

UB U MAX

a b

>

a>b

& &

FSD

en06000509.vsd

Figure 285: Simplified logic for automatic control in single mode operation

621

Voltage control (VCTR)

Chapter 11 Control

AUTO PARALLEL START OPERSIMTAP UL U1 INNER DB

&
a b

<

a<b

& &

&

a U2 INNER DB U CIRCCOMP MIN U1 DB U CIRCCOMP MAX U2 DB a b a b b

>

a>b

& & >1 >1 >1 >1

URAISE

<

a<b

>

a>b

>1

ULOWER

UB U MAX

a b

>

a>b

& &

FSD

en06000511.vsd

Figure 286: Simplified logic for parallel control in the circulating current mode

622

Voltage control (VCTR)

Chapter 11 Control

UCCT4

a a=b b T4PG a=b b T3PG a=b b T2PG

&
T4 1

& & & 1 & 1

SIMLOWER

UCCT3

&
1

&
T3

UCCT2

&
T2

&
1

UCCT1

a a=b b

&
T1

&

&

MAX T1PG

a a=b b a a=b b a a=b b T3PG T2PG

&
T1 1

& & & 1 & 1

SIMRAISE

&
1

&
T2

&
T3

& &

a a=b b T4PG

&

T4

&

MIN

ADAPT a ActualUser

1
a=b

1
Udeadband LoadVoltage HOMING OperSimTap 1 a a=b b

en06000521.vsd

Figure 287: Simplified logic for simultaneous tapping prevention

623

Voltage control (VCTR)

Chapter 11 Control

From the Master via horizontal comm. relativePosition raiseVoltageOut lowerVoltageOut a b Follow Tap a b

<

a<b

&

&

>

a>b

&

&

= 1

URAISE

& 1
YLTCOUT ATCCIN tapPosition tapInHighVoltPos tapInLowVoltPos

&

= 1

ULOWER

&

&

en06000510.vsd

Figure 288: Simplified logic for parallel control in Master-Follower mode

4.4
4.4.1

Tap Changer (YLTC)

Introduction The YLTC function gives the tap commands to the tap changer, and supervises that commands are carried through correctly. It has built-in extensive possibilities for tap changer position measurement, as well as supervisory and monitoring features. This is used in the voltage control and can also give information about tap position to the transformer differential protection PDIF. Principle of operation Reading of tap changer position The tap changer position can be received to the YLTC function block in three ways: 1. Via binary input signals, one per tap position (max. 32 positions). 2. Via coded binary (Binary), decimal binary coded (BCD) signals or Gray coded binary signals. 3. Via a mA input signal. First option: Via binary input signals, one per tap position. In this option, each tap position has a separate contact that is hard wired to a binary input in the IED670. Via the Signal Matrix TOOL (SMT) and CAP configuration, the contacts on the binary input card are then directly connected to the inputs B1 B32 on he YLTC function block.

4.4.2

624

Voltage control (VCTR)

Chapter 11 Control

Second option: Via coded binary (Binary), decimal binary coded (BCD) signals or Gray coded binary signals. The YLTC function decodes binary data from up to six binary inputs to an integer value. The input pattern may be decoded either as BIN, BCD or GRAY format depending on the setting of the parameter CodeType which can be set in PST or at the HMI. It is also possible to use even parity check of the input binary signal. Whether the parity check shall be used or not is set in PST/HMI with the setting parameter UseParity. The input BIERR of the YLTC function block can be used as supervisory input for indication of any external error (e.g. Binary Input Module) in the system for reading of tap changer position. Likewise, the input OUTERR can be used as a supervisory of the Binary Output Module. The truth table below shows the conversion for Binary coded, BCD coded and Gray coded signals.

625

Voltage control (VCTR)

Chapter 11 Control

Table 311:

Binary, BCD and Gray conversion

626

Voltage control (VCTR)

Chapter 11 Control

The Gray code conversion above is not complete and therefore the conversion from decimal numbers to Gray code is given below.
Table 312: Gray code conversion

627

Voltage control (VCTR)

Chapter 11 Control

Third option: Via a mA input signal. Any of the six inputs on the mA card (i.e. MIM) can be used for the purpose of tap changer position reading connected to the YLTC function block. The measurement of the tap changer position via MIM card is based on the principle that the specified mA input signal range (usually 4-20 mA) is divided into N intervals corresponding to the number of positions available on the tap changer. All mA values within one interval are then associated with one tap changer position value. The number of available tap changer positions N is defined by the setting parameters LowVoltTap and HighVoltTap which define the tap position for lowest voltage and highest voltage respectively. On the MIM card the parameter Operation shall be set On and the parameter RepInt shall be set to a non-zero value (for example 1 second).

4.5

Connection between ATCC and YLTC

The two function blocks ATCC and YLTC shall be connected to each other in the CAP configuration according to figure 289 below.

628

Voltage control (VCTR)

Chapter 11 Control

TVC1-(7296,100) TR8ATCC_90 I3P1 ATCCOUT I3P2 U3P2 BLOCK MANCTRL AUTOCTRL PSTO RAISEV LOWERV EAUTOBLK DEBLKAUT LVA1 LVA2 LVA3 LVA4 LVARESET RSTERR DISC Q1ON Q2ON Q3ON SNGLMODE T1INCLD T2INCLD T3INCLD T4INCLD T5INCLD T6INCLD T7INCLD T8INCLD FORCMAST RSTMAST ATCCIN HORIZ1 HORIZ2 HORIZ3 HORIZ4 HORIZ5 HORIZ6 HORIZ7 HORIZ8 MAN AUTO IBLK PGTFWD PLTREV QGTFWD QLTREV REVACBLK UHIGH ULOW UBLK HOURHUNT DAYHUNT HUNTING SINGLE PARALLEL HOMING ADAPT TOTBLK AUTOBLK MASTER FOLLOWER MFERR OUTOFPOS COMMERR ICIRC TRFDISC VTALARM T1PG T2PG T3PG T4PG T5PG T6PG T7PG T8PG

TTC1-(7304,100) TCYLTC_84 YLTCIN URAISE TCINPRO ULOWER G INERR HIPOSAL RESETERR OUTERR RS_CLCNT RS_OPCNT PARITY BIERR B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32 MA LOPOSAL POSERRAL CMDERRAL TCERRAL POSOUT CONVERR NEWPOS HIDIFPOS INVALPOS TCPOS YLTCOUT

(Rmk. In case of parallel control, this signal shall also be connected to HORIZx input of the parallel transformer ATCC function block)

en06000507.vsd

Figure 289: Connection between ATCC and YLTC The ATCC function block has an output ATCCOUT. This output contains two sets of signals. One is the data set that needs to be sent to the YLTC input YLTCIN and the other is the data set that needs to be sent to other ATCC blocks in the same parallel group in case of parallel control with the master-follower or circulating current mode.

629

Voltage control (VCTR)

Chapter 11 Control

The data set sent from ATCCOUT to YLTCIN contains 5 binary signals, one word containing 10 binary signals and 1 analog signal.
Table 313: Binary signals: ATCCOUT / YLTCIN
Signal raiseVolt lowerVolt automaticCtrl extRaiseBlock extLowerBlock Description Order to YLTC to make a raise command Order to YLTC to make a lower command The regulation is in automatic control Block raise commands Block lower commands

Table 314: Binary signals contained in word enableBlockSignals: ATCCOUT / YLTCIN

Signal CircCurrBl CmdErrBl OCBl MFPosDiffBl OVPartBl RevActPartBl TapChgBl TapPosBl UVBl UVPartBl Description Alarm/Block tap changer operation because of high circulating current Alarm/Block tap changer operation because of command error Alarm/Block tap changer operation because of over current Alarm/Block tap changer operation because the tap difference between a follower and the master is greater than the set value Alarm/Block raise commands because the busbar voltage is above Umax Alarm/Block raise commands because reverse action is activated Alarm/Block tap changer operation because of tap changer error Alarm/Block commands in one direction because the tap changer has reached an end position, or Alarm/Block tap changer operation because of tap changer error Alarm/Block tap changer operation because the busbar voltage is below Ublock Alarm/Block lower commands because the busbar voltage is between Umin and Ublock

Table 315: Analog signal: ATCCOUT / YLTCIN

Signal currAver Description Value of current in the phase with the highest current value

In case of parallel control of transformers, the data set sent from ATCCOUT to other ATCC blocks input HORIZx contains one "word" containing 10 binary signals and 6 analog signals:

630

Voltage control (VCTR)

Chapter 11 Control

Table 316: Binary signals contained in word status: ATCCOUT / HORIZx

Signal TimerOn automaticCTRL mutualBlock disc receiveStat TermIsForcedMaster TermIsMaster termReadyForMSF raiseVoltageOut lowerVoltageOut Description This signal is activated by the transformer that has started its timer and is going to tap when the set time has expired. Activated when the transformer is set in automatic control Activated when the automatic control is blocked Activated when the transformer is disconnected from the busbar Signal used for the horizontal communication Activated when the transformer is selected Master in the master-follower parallel control mode Activated for the transformer that is master in the master-follower parallel control mode Activated when the transformer is ready for master-follower parallel control mode Order from the master to the followers to tap up Order from the master to the followers to tap down

Table 317: Analog signals: ATCCOUT / HORIZx

Signal voltageBusbar ownLoad Currim ownLoadCurrre reacSec relativePosition voltage Setpoint Description Measured busbar voltage for this transformer Measured load current imaginary part for this transformer Measured load current real part for this transformer Transformer reactance in primary ohms referred to the LV side The transformer"s actual tap position The transformer"s set voltage (USet) for automatic control

The YLTC function block has an output "YLTCOUT". As shown in figure 289, this output shall be connected to the input "ATCCIN" and it contains 10 binary signals and 4 integer signals:
Table 318: Binary signals: YLTCOUT / ATCCIN
Signal tapInOperation directio tapInHighVoltPos tapInLowVoltPos tapPositionError Description Tap changer in operation, changing tap position Direction, raise or lower, for the most recent tap changer operation Tap changer in high end position Tap changer in low end position Error in reading of tap position (i.e. tap position out of range, more than one step change, BCD code error (unaccepted combination), parity fault, mA out of range, hard ware fault e.g. BIM etc.)

631

Voltage control (VCTR)

Chapter 11 Control

Signal tapChgError

Description This is set high when the tap changer has not carried through a raise/lower command within the expected max. time, or if the tap changer starts tapping without a given command. This is set high if a given raise/lower command is not followed by a tap position change within the expected max. time Feedback to the ATCC that a raise command shall be executed Feedback to the ATCC that a lower command shall be executed Setting value of timer tTCTimeout

cmdError raiseVoltageFb lowerVoltageFb timeOutTC

Table 319: Integer signals: YLTCOUT / ATCCIN

Signal tapPosition numberOfOperations tapPositionMaxVolt tapPositionMinVolt Description Actual tap position as reported from the OLTC Accumulated number of tap changer opertions Tap position for highest voltage Tap position for lowest voltage

4.6

Function block
VCS1TR1ATCC_90 I3P1 ATCCOUT I3P2 MAN U3P2 AUTO BLOCK IBLK MANCTRL PGTFWD AUTOCTRL PLTREV PSTO QGTFWD RAISEV QLTREV LOWERV REVACBLK EAUTOBLK UHIGH DEBLKAUT ULOW LVA1 UBLK LVA2 HOURHUNT LVA3 DAYHUNT LVA4 HUNTING LVARESET TOTBLK RSTERR AUTOBLK ATCCIN en07000041.vsd

Figure 290: VCS function block

632

Voltage control (VCTR)

Chapter 11 Control

VCP1TR8ATCC_90 I3P1 ATCCOUT I3P2 MAN U3P2 AUTO BLOCK IBLK MANCTRL PGTFWD AUTOCTRL PLTREV PSTO QGTFWD RAISEV QLTREV LOWERV REVACBLK EAUTOBLK UHIGH DEBLKAUT ULOW LVA1 UBLK LVA2 HOURHUNT LVA3 DAYHUNT LVA4 HUNTING LVARESET SINGLE RSTERR PARALLEL DISC HOMING Q1ON ADAPT Q2ON TOTBLK Q3ON AUTOBLK SNGLMODE MASTER T1INCLD FOLLOWER T2INCLD MFERR T3INCLD OUTOFPOS T4INCLD COMMERR T5INCLD ICIRC T6INCLD TRFDISC T7INCLD VTALARM T8INCLD T1PG FORCMAST T2PG RSTMAST T3PG ATCCIN T4PG HORIZ1 T5PG HORIZ2 T6PG HORIZ3 T7PG HORIZ4 T8PG HORIZ5 HORIZ6 HORIZ7 HORIZ8 en07000040.vsd

Figure 291: VCP function block

633

Voltage control (VCTR)

Chapter 11 Control

TCM1TCMYLTC_84 YLTCIN TCINPROG INERR RESETERR OUTERR RS_CLCNT RS_OPCNT PARITY BIERR B1 B2 B3 B4 B5 B6 MA URAISE ULOWER HIPOSAL LOPOSAL POSERRAL CMDERRAL TCERRAL POSOUT CONVERR NEWPOS HIDIFPOS INVALPOS TCPOS YLTCOUT

en07000038.vsd

Figure 292: TCM function block

634

Voltage control (VCTR)

Chapter 11 Control

TCL1TCLYLTC_84 YLTCIN TCINPROG INERR RESETERR OUTERR RS_CLCNT RS_OPCNT PARITY BIERR B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32 MA URAISE ULOWER HIPOSAL LOPOSAL POSERRAL CMDERRAL TCERRAL POSOUT CONVERR NEWPOS HIDIFPOS INVALPOS TCPOS YLTCOUT

en07000037.vsd

Figure 293: TCL function block

VCR1VCTRReceive BLOCK VCTR_REC NAME GRPNAME en07000045.vsd

Figure 294: VCR function block

635

Voltage control (VCTR)

Chapter 11 Control

4.7

Input and output signals

Table 320: Input signals for the TR1ATCC_90 (VCS1-) function block
Signal I3P1 I3P2 U3P2 BLOCK MANCTRL AUTOCTRL PSTO RAISEV LOWERV EAUTOBLK DEBLKAUT LVA1 LVA2 LVA3 LVA4 LVARESET RSTERR ATCCIN Description Input group for current on HV side Input group for current on LV side Input group for voltage on LV side Block of function Binary "MAN" command Binary "AUTO" command Operator place selection Binary "UP" command Binary "DOWN" command Block the voltage control in automatic control mode Binary "Deblock Auto" command Activation of load voltage adjust. factor 1 Activation of load voltage adjust. factor 2 Activation of load voltage adjust. factor 3 Activation of load voltage adjust. factor 4 Reset LVA adjustment to 0 Resets the automatic control commands raise and lower Group connection from YLTCOUT

Table 321: Output signals for the TR1ATCC_90 (VCS1-) function block
Signal ATCCOUT MAN AUTO IBLK PGTFWD PLTREV QGTFWD QLTREV REVACBLK UHIGH ULOW UBLK Description Group connection to horizontal communication and YLTCIN The control is in manual mode Automatic control mode is active One phase current is above the settable limit Active power above the settable limit powerActiveForw Active power below the settable limit powerActiveRev Reactive power above the settable limit powerReactiveForw Reactive power below the settable limit powerReactiveRev Block caused by reversed action Busbar voltage above the settable limit voltBusbMaxLimit Busbar voltage below the settable limit voltBusbMinLimit Busbar voltage below the settable limit voltBusbBlockLimit

636

Voltage control (VCTR)

Chapter 11 Control

Signal HOURHUNT DAYHUNT HUNTING TOTBLK AUTOBLK

Description Alarm for to many commands within the latest hour Alarm for to many commands within the latest day Alarm from to many commands in opposite direction Block of auto and manual commands Block of auto commands

Table 322: Input signals for the TR8ATCC_90 (VCP1-) function block
Signal I3P1 I3P2 U3P2 BLOCK MANCTRL AUTOCTRL PSTO RAISEV LOWERV EAUTOBLK DEBLKAUT LVA1 LVA2 LVA3 LVA4 LVARESET RSTERR DISC Q1ON Q2ON Q3ON SNGLMODE T1INCLD T2INCLD T3INCLD T4INCLD T5INCLD T6INCLD T7INCLD T8INCLD Description Input group for current on HV side Input group for current on LV side Input group for voltage on LV side Block of function Binary "MAN" command Binary "AUTO" command Operator place selection Binary "UP" command Binary "DOWN" command Block the voltage control in automatic control mode Binary "Deblock Auto" command Activation of load voltage adjust. factor 1 Activation of load voltage adjust. factor 2 Activation of load voltage adjust. factor 3 Activation of load voltage adjust. factor 4 Reset LVA adjustment to 0 Resets the automatic control commands raise and lower Disconnected transformer Capacitor or reactor bank 1 connected Capacitor or reactor bank 2 connected Capacitor or reactor bank 3 connected The voltage control in single control Transformer1 included in parallel group Transformer2 included in parallel group Transformer3 included in parallel group Transformer4 included in parallel group Transformer5 included in parallel group Transformer6 included in parallel group Transformer7 included in parallel group Transformer8 included in parallel group

637

Voltage control (VCTR)

Chapter 11 Control

Signal FORCMAST RSTMAST ATCCIN HORIZ1 HORIZ2 HORIZ3 HORIZ4 HORIZ5 HORIZ6 HORIZ7 HORIZ8

Description Force transformer to master Reset forced master transformer to default Group connection from YLTCOUT Group connection for horizontal communication from T1 Group connection for horizontal communication from T2 Group connection for horizontal communication from T3 Group connection for horizontal communication from T4 Group connection for horizontal communication from T5 Group connection for horizontal communication from T6 Group connection for horizontal communication from T7 Group connection for horizontal communication from T8

Table 323: Output signals for the TR8ATCC_90 (VCP1-) function block
Signal ATCCOUT MAN AUTO IBLK PGTFWD PLTREV QGTFWD QLTREV REVACBLK UHIGH ULOW UBLK HOURHUNT DAYHUNT HUNTING SINGLE PARALLEL HOMING ADAPT TOTBLK AUTOBLK MASTER FOLLOWER MFERR Description Group connection to horizontal communication and YLTCIN The control is in manual mode Automatic control mode is active One phase current is above the settable limit Active power above the settable limit powerActiveForw Active power below the settable limit powerActiveRev Reactive power above the settable limit powerReactiveForw Reactive power below the settable limit powerReactiveRev Block caused by reversed action Busbar voltage above the settable limit voltBusbMaxLimit Busbar voltage below the settable limit voltBusbMinLimit Busbar voltage below the settable limit voltBusbBlockLimit Alarm for to many commands within the latest hour Alarm for to many commands within the latest day Alarm from to many commands in opposite direction The transformer operates in single mode The transformer operates in parallel mode Transformer is in homing conditions The transformer is adapting Block of auto and manual commands Block of auto commands The transformer is master This transformer is a follower The number of masters is different from one

638

Voltage control (VCTR)

Chapter 11 Control

Signal OUTOFPOS COMMERR ICIRC TRFDISC VTALARM T1PG T2PG T3PG T4PG T5PG T6PG T7PG T8PG

Description To high difference in tap positions Communication error Block from high circulating current The transformer is disconnected VT supervision alarm Transformer1 included in parallel group Transformer2 included in parallel group Transformer3 included in parallel group Transformer4 included in parallel group Transformer5 included in parallel group Transformer6 included in parallel group Transformer7 included in parallel group Transformer8 included in parallel group

Table 324: Input signals for the TCMYLTC_84 (TCM1-) function block
Signal YLTCIN TCINPROG INERR RESETERR OUTERR RS_CLCNT RS_OPCNT PARITY BIERR B1 B2 B3 B4 B5 B6 MA Description Input group connection for YLTC Indication that tap is moving Supervision signal of the input board Reset of command and tap error Supervision off the digital output board Reset of the contact life counter Resets the operation counter Parity bit from tap changer for the tap position Error bit from tap changer for the tap position Bit 1 from tap changer for the tap position Bit 2 from tap changer for the tap position Bit 3 from tap changer for the tap position Bit 4 from tap changer for the tap position Bit 5 from tap changer for the tap position Bit 6 from tap changer for the tap position mA from tap changer for the tap position

639

Voltage control (VCTR)

Chapter 11 Control

Table 325: Output signals for the TCMYLTC_84 (TCM1-) function block
Signal URAISE ULOWER HIPOSAL LOPOSAL POSERRAL CMDERRAL TCERRAL POSOUT CONVERR NEWPOS HIDIFPOS INVALPOS TCPOS YLTCOUT Description Raise voltage command to tap changer Lower voltage command to tap changer Alarm for tap in highest volt position Alarm for tap in lowest volt position Alarm that indicates a problem with the position indication Alarm for a command without an expected position change Alarm for none or illegal tap position change Tap position outside min and max position General tap position conversion error A new tap position is reported, 1 sec pulse Tap position has changed more than one position Last position change was an invalid change Integer value corresponding to actual tap position Group connection to ATCCIN

Table 326: Input signals for the TCLYLTC_84 (TCL1-) function block
Signal YLTCIN TCINPROG INERR RESETERR OUTERR RS_CLCNT RS_OPCNT PARITY BIERR B1 B2 B3 B4 B5 B6 B7 B8 B9 B10 B11 Description Input group connection for YLTC Indication that tap is moving Supervision signal of the input board Reset of command and tap error Supervision off the digital output board Reset of the contact life counter Resets the operation counter Parity bit from tap changer for the tap position Error bit from tap changer for the tap position Bit 1 from tap changer for the tap position Bit 2 from tap changer for the tap position Bit 3 from tap changer for the tap position Bit 4 from tap changer for the tap position Bit 5 from tap changer for the tap position Bit 6 from tap changer for the tap position Bit 7 from tap changer for the tap position Bit 8 from tap changer for the tap position Bit 9 from tap changer for the tap position Bit 10 from tap changer for the tap position Bit 11 from tap changer for the tap position

640

Voltage control (VCTR)

Chapter 11 Control

Signal B12 B13 B14 B15 B16 B17 B18 B19 B20 B21 B22 B23 B24 B25 B26 B27 B28 B29 B30 B31 B32 MA

Description Bit 12 from tap changer for the tap position Bit 13 from tap changer for the tap position Bit 14 from tap changer for the tap position Bit 15 from tap changer for the tap position Bit 16 from tap changer for the tap position Bit 17 from tap changer for the tap position Bit 18 from tap changer for the tap position Bit 19 from tap changer for the tap position Bit 20 from tap changer for the tap position Bit 21 from tap changer for the tap position Bit 22 from tap changer for the tap position Bit 23 from tap changer for the tap position Bit 24 from tap changer for the tap position Bit 25 from tap changer for the tap position Bit 26 from tap changer for the tap position Bit 27 from tap changer for the tap position Bit 28 from tap changer for the tap position Bit 29 from tap changer for the tap position Bit 30 from tap changer for the tap position Bit 31 from tap changer for the tap position Bit 32 from tap changer for the tap position mA from tap changer for the tap position

Table 327: Output signals for the TCLYLTC_84 (TCL1-) function block
Signal URAISE ULOWER HIPOSAL LOPOSAL POSERRAL CMDERRAL TCERRAL POSOUT CONVERR Description Raise voltage command to tap changer Lower voltage command to tap changer Alarm for tap in highest volt position Alarm for tap in lowest volt position Alarm that indicates a problem with the position indication Alarm for a command without an expected position change Alarm for none or illegal tap position change Tap position outside min and max position General tap position conversion error

641

Voltage control (VCTR)

Chapter 11 Control

Signal NEWPOS HIDIFPOS INVALPOS TCPOS YLTCOUT

Description A new tap position is reported, 1 sec pulse Tap position has changed more than one position Last position change was an invalid change Integer value corresponding to actual tap position Group connection to ATCCIN

Table 328: Input signals for the VCTRReceive (VCR1-) function block
Signal BLOCK GRPNAME Description Block of function User define string for IN signal 0

Table 329: Output signals for the VCTRReceive (VCR1-) function block
Signal VCTR_REC Description Received data from horizontal communication

4.8

Setting parameters
Table 330: Basic general settings for the TR1ATCC_90 (VCS1-) function
Parameter TRFNAME Xr2 Range 0 - 13 0.1 - 200.0 Step 1 0.1 Default NAME#-15 0.5 Unit ohm Description User define string for OUT signal 15 Transformer reactance in primary ohms on ATCC side Alarm, auto block or auto&man block for command error Alarm, auto block or auto&man block for overcurrent Alarm, auto partial or auto&man partial block for overvolt

CmdErrBk

Alarm Auto Block Auto&Man Block Alarm Auto Block Auto&Man Block Alarm Auto Block Auto&Man Block

Auto Block

OCBk

Auto&Man Block

OVPartBk

Auto&Man Block

642

Voltage control (VCTR)

Chapter 11 Control

Parameter RevActPartBk TapChgBk

Range Alarm Auto Block Alarm Auto Block Auto&Man Block Alarm Auto Block Auto&Man Block Alarm Auto Block Auto&Man Block Alarm Auto Block Auto&Man Block

Step -

Default Alarm Auto Block

Unit -

Description Alarm or auto partial block for reverse action Alarm, auto block or auto&man block for tap changer error Alarm, auto or auto&man block for pos sup Alarm, auto block or auto&man block for undervoltage Alarm, auto partial or auto&man partial block for undervolt

TapPosBk

Auto Block

UVBk

Auto Block

UVPartBk

Auto Block

Table 331: Basic parameter group settings for the TR1ATCC_90 (VCS1-) function
Parameter Operation I1Base I2Base UBase MeasMode Range Off On 1 - 99999 1 - 99999 0.05 - 2000.00 L1 L2 L3 L1L2 L2L3 L3L1 PosSeq Off On Off On Off Auto AutoMan 1.0 - 100.0 Step 1 1 0.05 Default Off 3000 3000 400.00 PosSeq Unit A A kV Description Operation Off / On Base setting for HV current level in A Base setting for LV current level in A Base setting for voltage level in kV Selection of measured voltage and current

TotalBlock AutoBlock

Off Off

Total block of the voltage control function Block of the automatic mode in voltage control function Fast step down function activation mode Time delay for lower command when FSD is activated Voltage control set voltage, % of rated voltage

FSDMode

Off

tFSD

0.1

15.0

USet

85.0 - 120.0

0.1

100.0

%UB

643

Voltage control (VCTR)

Chapter 11 Control

Parameter UDeadband UDeadbandInner Umax Umin Ublock t1Use t1

Range 0.2 - 9.0 0.1 - 9.0 80 - 180 70 - 120 50 - 120 Constant Inverse 3 - 1000

Step 0.1 0.1 1 1 1 1

Default 1.2 0.9 105 80 80 Constant 60

Unit %UB %UB %UB %UB %UB s

Description Outer voltage deadband, % of rated voltage Inner voltage deadband, % of rated voltage Upper lim of busbar voltage, % of rated voltage Lower lim of busbar voltage, % of rated voltage Undervoltage block level, % of rated voltage Activation of long inverse time delay Time delay (long) for automatic control commands Activation of short inverse time delay Time delay (short) for automatic control commands Minimum operating time in inverse mode Operation line voltage drop compensation LDC compensation for capacitive load Line resistance, primary values, in ohm Line reactance, primary values, in ohm Constant 1 for LVA, % of regulated voltage Constant 2 for LVA, % of regulated voltage Constant 3 for LVA, % of regulated voltage Constant 4 for LVA, % of regulated voltage Load voltage auto correction, % of rated voltage Enable block from reverse action supervision Duration time for the reverse action block signal

t2Use t2

Constant Inverse 1 - 1000

Constant 15

tMin OperationLDC OperCapaLDC Rline Xline LVAConst1 LVAConst2 LVAConst3 LVAConst4 VRAuto OperationRA

3 - 120 Off On Off On 0.00 - 150.00 -150.00 - 150.00 -20.0 - 20.0 -20.0 - 20.0 -20.0 - 20.0 -20.0 - 20.0 -20.0 - 20.0 Off On 30 - 6000

1 0.01 0.01 0.1 0.1 0.1 0.1 0.1 -

5 Off Off 0.0 0.0 0.0 0.0 0.0 0.0 0.0 Off

s ohm ohm %UB %UB %UB %UB %UB -

tRevAct

60

644

Voltage control (VCTR)

Chapter 11 Control

Parameter RevActLim

Range 0 - 100

Step 1

Default 95

Unit %IB1

Description Current limit for reverse action block in % of I1Base Overcurrent block level, % of rated current Level for number of counted raise/lower within one hour Level for number of counted raise/lower within 24 hour Time window for hunting alarm, minutes Hunting detection alarm, max operations/window Alarm level of active power in forward direction Alarm level of active power in reverse direction Alarm level of reactive power in forward direction Alarm level of reactive power in reverse direction Time delay for alarms from power supervision

Iblock HourHuntDetect

0 - 250 0 - 30

1 1

150 30

%IB1 Op/H

DayHuntDetect

0 - 100

100

Op/D

tWindowHunt NoOpWindow P>

1 - 120 3 - 30

1 1

60 30 1000

Min Op/W MW

-9999.99 - 9999.99 0.01

P<

-9999.99 - 9999.99 0.01

-1000

MW

Q>

-9999.99 - 9999.99 0.01

1000

MVAr

Q<

-9999.99 - 9999.99 0.01

-1000

MVAr

tPower

1 - 6000

10

Table 332: Basic general settings for the TCMYLTC_84 (TCM1-) function
Parameter LowVoltTap HighVoltTap mALow mAHigh CodeType Range 1 - 63 1 - 63 0.000 - 25.000 0.000 - 25.000 BIN BCD GRAY SINGLE mA Step 1 1 0.001 0.001 Default 1 33 4.000 20.000 BIN Unit mA mA Description Tap position for lowest voltage Tap position for highest voltage mA for lowest voltage tap position mA for highest voltage tap position Type of code conversion

645

Voltage control (VCTR)

Chapter 11 Control

Parameter UseParity tStable

Range Off On 1 - 60

Step 1

Default Off 2

Unit s

Description Enable parity check Time after position change before the value is accepted Adjustable factor for contact life function CL counter start value Enable commands to tap changer

CLFactor InitCLCounter EnabTapCmd

1.0 - 3.0 0 - 9999999 Off On

0.1 1 -

2.0 250000 On

s -

Table 333: Basic parameter group settings for the TCMYLTC_84 (TCM1-) function
Parameter Operation IBase tTCTimeout tPulseDur Range Off On 1 - 99999 1 - 120 0.5 - 10.0 Step 1 1 0.1 Default Off 3000 5 1.5 Unit A s s Description Operation Off / On Base current in primary Ampere for the HV-side Tap changer constant time-out Raise/lower command output pulse duration

Table 334: Basic general settings for the TCLYLTC_84 (TCL1-) function
Parameter LowVoltTap HighVoltTap mALow mAHigh CodeType Range 1 - 63 1 - 63 0.000 - 25.000 0.000 - 25.000 BIN BCD GRAY SINGLE mA Step 1 1 0.001 0.001 Default 1 33 4.000 20.000 BIN Unit mA mA Description Tap position for lowest voltage Tap position for highest voltage mA for lowest voltage tap position mA for highest voltage tap position Type of code conversion

646

Voltage control (VCTR)

Chapter 11 Control

Parameter UseParity tStable

Range Off On 1 - 60

Step 1

Default Off 2

Unit s

Description Enable parity check Time after position change before the value is accepted Adjustable factor for contact life function CL counter start value Enable commands to tap changer

CLFactor InitCLCounter EnabTapCmd

1.0 - 3.0 0 - 9999999 Off On

0.1 1 -

2.0 250000 On

s -

Table 335: Basic parameter group settings for the TCLYLTC_84 (TCL1-) function
Parameter Operation IBase tTCTimeout tPulseDur Range Off On 1 - 99999 1 - 120 0.5 - 10.0 Step 1 1 0.1 Default Off 3000 5 1.5 Unit A s s Description Operation Off / On Base current in primary Ampere for the HV-side Tap changer constant time-out Raise/lower command output pulse duration

4.9

Technical data
Table 336: Voltage control (VCTR)
Function Transformer reactance Time delay for lower command when FSD is activated Voltage control set voltage Outer voltage deadband Inner voltage deadband Upper limit of busbar voltage Lower limit of busbar voltage Undervoltage block level Time delay (long) for automatic control commands Time delay (short) for automatic control commands Minimum operating time in inverse mode Line resistance Range or value (0.1200.0), primary (1.0100.0) s (85.0120.0)% of Ubase (0.29.0)% of Ubase (0.19.0)% of Ubase (80180)% of Ubase (70120)% of Ubase (0120)% of Ubase (31000) s (11000) s (3120) s (0.00150.00), primary Accuracy 0.25% of Ur 1.0% of Ur 1.0% of Ur 1.0% of Ur 0.5% 10 ms 0.5% 10 ms 0.5% 10 ms -

647

Voltage control (VCTR)

Chapter 11 Control

Function Line resistance Load voltage adjustment constants Load voltage auto correction Duration time for the reverse action block signal Current limit for reverse action block Overcurrent block level

Range or value (-150.00150.00), primary (-20.020.0)% of Ubase (-20.020.0)% of Ubase (306000) s (0100)% of I1base (0250)% of I1base (030) operations/hour (0100) operations/day (1120) minutes (330) operations/window

Accuracy 0.5% 10 ms 1.0% of Irat IIr 1.0% of I at I>Ir 1.0% of Sr 1.0% of Sr 0.5% 10 ms 0.5% 10 ms 0.5% 10 ms 0.5% 10 ms

Level for number of counted raise/lower within one hour Level for number of counted raise/lower within 24 hours Time window for hunting alarm Hunting detection alarm, max operations/window

Alarm level of active power in for- (-9999.999999.99) MW ward and reverse direction Alarm level of reactive power in forward and reverse direction Time delay for alarms from power supervision Tap position for lowest and highest voltage (-9999.999999.99) MVAr (16000) s (163)

mA for lowest and highest voltage (0.00025.000) mA tap position Type of code conversion Time after position change before the value is accepted Tap changer constant time-out Raise/lower command output pulse duration BIN, BCD, GRAY, SINGLE, mA (160) s (1120) s (0.510.0) s

648

Logic rotating switch for function selection and LHMI presentation (SLGGIO)

Chapter 11 Control

Logic rotating switch for function selection and LHMI presentation (SLGGIO)
Function block name: SLxx ANSI number: IEC 61850 logical node name: SLGGIO IEC 60617 graphical symbol:

5.1

Introduction
The SLGGIO function block (or the selector switch function block) is used within the CAP tool in order to get a selector switch functionality similar with the one provided by a hardware selector switch. Hardware selector switches are used extensively by utilities, in order to have different functions operating on pre-set values. Hardware switches are however sources for maintenance issues, lower system reliability and extended purchase portfolio. The virtual selector switches eliminate all these problems.

5.2

Principle of operation
The SLGGIO has two operating inputs UP and DOWN. When a signal is received on the UP input, the block will activate the output next to the present activated output, in ascending order (if the present activated output is 3 for example and one operates the UP input, then the output 4 will be activated). When a signal is received on the DOWN input, the block will activate the output next to the present activated output, in descending order (if the present activated output is 3 for example and one operates the DOWN input, then the output 2 will be activated). Depending on the output settings the output signals can be steady or pulsed. In case of steady signals, in case of UP or DOWN operation, the previously active output will be deactivated. Also, depending on the settings one can have a time delay between the UP or DOWN activation signal positive front and the output activation. Besides the inputs visible in CAP configuration tool, there are other executable inputs that will allow an user to set the desired position directly (without activating the intermediate positions), either locally or remotely, using a select before execute dialog. One can block the function operation, by activating the BLOCK input. In this case, the present position will be kept and further operation will be blocked. The operator place (local or remote) is specified through the PSTO input. If any operation is allowed the signal INTONE from the Fixed signal function block can be connected. The SLGGIO function block has also an integer value output, that generates the actual position number. The positions and the block names are fully settable by the user. These names will appear in the menu, so the user can see the position names instead of a number.

649

Logic rotating switch for function selection and LHMI presentation (SLGGIO)

Chapter 11 Control

5.2.1

Functionality and behaviour

From the menu:

REC 670 1.1 Control Measurements Events Disturbance records Settings Diagnostics Test Reset Authorization Language REC 670/Control Single Line Diagram Commands

REC 670/Ctrl/Com Single Command Selector Switch (GGIO)

1
../Ctrl/Com/Sel Sw SL01 SL02 .. .. SL15

2
../Com/Sel Sw/SL03 Damage ctrl

3 4
../Com/Sel Sw/SL03 Damage ctrl

P:Disc All OK

N: Disc Fe Cancel

4 5
../Com/Sel Sw/ DmgCtrl Damage ctrl:

The dialog window that appears shows the present position (P:) and the new position (N:), both in clear names, given by the user (max. 13 characters).

E
Modify the position with arrows. The pos will not be modified (outputs will not be activated) until you press the E-button for O.K.
en06000420.vsd

1 The SLGGIO instances in CAP configuration tool 2 Switch name given by the user (max 13 characters) 3 Position number, up to 32 positions 4 Change position 5 New position

Figure 295: Example 1 on handling the switch from the local HMI.

650

Logic rotating switch for function selection and LHMI presentation (SLGGIO)

Chapter 11 Control

5.2.2

Graphical display There are two possibilities for the SLGGIO: if it is used just for the monitoring, the switches will be listed with their actual position names, as defined by the user (max. 13 characters); if it is used for control, the switches will be listed with their actual positions, but only the first three letters of the name will be used;

In both cases, the switch full name will be shown, but the user has to redefine it when building the Graphical Display Editor, under the "Caption". If used for the control, the following sequence of commands will ensue:

651

Logic rotating switch for function selection and LHMI presentation (SLGGIO)

Chapter 11 Control

From the graphical display:

REC 670 1.1 Control Measurements Events Disturbance records Settings Diagnostics Test Reset Authorization Language REC 670 1.1/Control Single Line Diagram Commands

Change to the "Switches" page of the SLD by left-right arrows. Select switch by up-down arrows

../Control/SLD/Switch AR control WFM Pilot setup OFF Damage control DAL

O E

../Control/SLD/Switch AR control WFM Pilot setup OFF P: Disc OK N: Disc Fe Cancel

Select switch. Press the I or O key. A dialog box appears.

The pos will not be modified (outputs will not be activated) until you press the E-button for O.K.

../Control/SLD/Switch AR control WFM Pilot setup OFF Damage control DFW

en06000421.vsd

Figure 296: Example 2 on handling the switch from the local HMI.

652

Logic rotating switch for function selection and LHMI presentation (SLGGIO)

Chapter 11 Control

5.3

Function block

653

Logic rotating switch for function selection and LHMI presentation (SLGGIO)

Chapter 11 Control

SL01SLGGIO BLOCK PSTO UP DOWN SWPOS01 SWPOS02 SWPOS03 SWPOS04 SWPOS05 SWPOS06 SWPOS07 SWPOS08 SWPOS09 SWPOS10 SWPOS11 SWPOS12 SWPOS13 SWPOS14 SWPOS15 SWPOS16 SWPOS17 SWPOS18 SWPOS19 SWPOS20 SWPOS21 SWPOS22 SWPOS23 SWPOS24 SWPOS25 SWPOS26 SWPOS27 SWPOS28 SWPOS29 SWPOS30 SWPOS31 SWPOS32 SWPOSN INSTNAME NAME1 NAME2 NAME3 NAME4 NAME5 NAME6 NAME7 NAME8 NAME9 NAME10 NAME11 NAME12 NAME13 NAME14 NAME15 NAME16 NAME17 NAME18 NAME19 NAME20 NAME21 NAME22 NAME23 NAME24 NAME25 NAME26 NAME27 NAME28 NAME29 NAME30 NAME31 NAME32 en05000658.vsd

654

Logic rotating switch for function selection and LHMI presentation (SLGGIO)

Chapter 11 Control

Figure 297: SL function block, example for SL01SL15

5.4

Input and output signals

Table 337: Input signals for the SLGGIO (SL01-) function block
Signal BLOCK PSTO UP DOWN Description Block of function Operator place selection Binary "UP" command Binary "DOWN" command

Table 338: Output signals for the SLGGIO (SL01-) function block
Signal SWPOS01 SWPOS02 SWPOS03 SWPOS04 SWPOS05 SWPOS06 SWPOS07 SWPOS08 SWPOS09 SWPOS10 SWPOS11 SWPOS12 SWPOS13 SWPOS14 SWPOS15 SWPOS16 SWPOS17 SWPOS18 SWPOS19 SWPOS20 SWPOS21 SWPOS22 SWPOS23 SWPOS24 SWPOS25 SWPOS26 Description Selector switch position 1 Selector switch position 2 Selector switch position 3 Selector switch position 4 Selector switch position 5 Selector switch position 6 Selector switch position 7 Selector switch position 8 Selector switch position 9 Selector switch position 10 Selector switch position 11 Selector switch position 12 Selector switch position 13 Selector switch position 14 Selector switch position 15 Selector switch position 16 Selector switch position 17 Selector switch position 18 Selector switch position 19 Selector switch position 20 Selector switch position 21 Selector switch position 22 Selector switch position 23 Selector switch position 24 Selector switch position 25 Selector switch position 26

655

Logic rotating switch for function selection and LHMI presentation (SLGGIO)

Chapter 11 Control

Signal SWPOS27 SWPOS28 SWPOS29 SWPOS30 SWPOS31 SWPOS32 SWPOSN

Description Selector switch position 27 Selector switch position 28 Selector switch position 29 Selector switch position 30 Selector switch position 31 Selector switch position 32 Switch position (integer)

5.5

Setting parameters
Table 339: Basic general settings for the SLGGIO (SL01-) function
Parameter Operation NrPos OutType tPulse tDelay StopAtExtremes Range Off On 2 - 32 Pulsed Steady 0.000 - 60.000 0.000 - 60000.000 Disabled Enabled Step 1 0.001 0.010 Default Off 32 Steady 0.200 0.000 Disabled Unit s s Description Operation Off/On Number of positions in the switch Output type, steady or pulse Operate pulse duration, in [s] Time delay on the output, in [s] Stop when min or max position is reached

656

Selector mini switch (VSGGIO)

Chapter 11 Control

Selector mini switch (VSGGIO)

Function block name: VS ANSI number: IEC 61850 logical node name: VSGGIO IEC 60617 graphical symbol:

6.1

Introduction
The VSGGIO function block (or the versatile switch function block) is a multipurpose function used within the CAP tool for a variety of applications, as a general purpose switch. The switch can be controlled from the menu or from a symbol on the SLD of the LHMI.

6.2

Principle of operation
This function can be used for double purpose, in the same way as the switch controller (SCSWI) functions are used: for indication, receiving position through the IPOS1 and IPOS2 inputs and distributing it in the configuration through the POS1 and POS2 outputs or to IEC61850 through reporting or GOOSE for command, receiving commands via the HMI. HMI symbols Select button or Indication button from menu (Control / Commands / Versatile Switch) or IEC61850 and sending them in the configuration and especially to the outputs (through a SMBO function block)

The PSTO input is connected to the Local remote switch to have a selection of operators place , operation from local HMI (Local pos) or through IEC 61850 (Remote pos). An INTONE connection from Fixed signal function block will allow operation from any operators place. As it can be seen, both indications and commands are done in double-bit representation, where a combination of signals on both inputs/outputs generate the desired result:
POS2 0 0 1 1 POS1 0 1 0 1 RESULT intermediate POS1 POS2 bad state POS (integer output) 0 1 2 3

657

Selector mini switch (VSGGIO)

Chapter 11 Control

6.3

Function block
VS01VSGGIO BLOCK PSTO IPOS1 IPOS2 NAME_UND NAM_POS1 NAM_POS2 NAME_BAD BLOCKED POSITION POS1 POS2 CMDPOS12 CMDPOS21

en06000508.vsd

Figure 298: VS function block

6.4

Input and output signals

Table 340: Input signals for the VSGGIO (VS01-) function block
Signal BLOCK PSTO IPOS1 IPOS2 Description Block of function Operator place selection Position 1 indicating input Position 2 indicating input

Table 341: Output signals for the VSGGIO (VS01-) function block
Signal BLOCKED POSITION POS1 POS2 CMDPOS12 CMDPOS21 Description The function is active but the functionality is blocked Position indication, integer Position 1 indication, logical signal Position 2 indication, logical signal Execute command from position 1 to position 2 Execute command from position 2 to position 1

658

Selector mini switch (VSGGIO)

Chapter 11 Control

6.5

Setting parameters
Table 342: Basic general settings for the VSGGIO (VS01-) function
Parameter Operation CtlModel Range Off On Dir Norm SBO Enh Steady Pulsed 0.000 - 60.000 0.000 - 60.000 Step Default Off Dir Norm Unit Description Operation Off / On Specifies the type for control model according to IEC 61850 Operation mode Max time between select and execute signals Command pulse lenght

Mode tSelect tPulse

0.001 0.001

Pulsed 30.000 0.200

s s

659

Single point generic control 8 signals (SPC8GGIO)

Chapter 11 Control

Single point generic control 8 signals (SPC8GGIO)

Function block name: SCx-ANSI number: IEC 61850 logical node name: SPC8GGIO IEC 60617 graphical symbol:

7.1

Introduction
The SC function block is a collection of 8 single point commands, designed to bring in commands from REMOTE (SCADA) or LOCAL (HMI) to those parts of the logic configuration that do not need complicated function blocks that have the capability to receive commands (for example SCSWI). In this way, simple commands can be sent directly to the IED outputs, without confirmation. Confirmation (status) of the result of the commands is supposed to be achieved by other means, such as binary inputs and SPGGIO function blocks.

7.2

Principle of operation
The PSTO input will determine which the allowed position for the operator (LOCAL, REMOTE, ALL) is. Upon sending a command from an allowed operator position, one of the 8 outputs will be activated. The settings Latchedx and tPulsex (where x is the respective output) will determine if the signal will be pulsed (and how long the pulse is) or latched (steady). BLOCK will block the operation of the function in case a command is sent, no output will be activated.

7.3

Function block
SC01SPC8GGIO BLOCK PSTO OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 en07000143.vsd

Figure 299: SPC function block

660

Single point generic control 8 signals (SPC8GGIO)

Chapter 11 Control

7.4

Input and output signals

Table 343: Input signals for the SPC8GGIO (SC01-) function block
Signal BLOCK PSTO Description Blocks the function operation Operator place selection

Table 344: Output signals for the SPC8GGIO (SC01-) function block
Signal OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 Description Output 1 Output2 Output3 Output4 Output5 Output6 Output7 Output8

661

Single point generic control 8 signals (SPC8GGIO)

Chapter 11 Control

662

About this chapter

Chapter 12 Scheme communication

Chapter 12 Scheme communication

About this chapter This chapter describes the scheme communication logic that is used in distance and earth fault protection function to obtain almost instantaneous fault clearance for faults on the protected line. The chapter considers scheme communication logic (ZCOM), current reversal and weak-end in-feed logic (ZCAL) for the distance protection function and scheme communication logic for residual overcurrent protection (EFC) and current reversal and weak-end in-feed logic (EFC) for the residual overcurrent function. Also Local acceleration logic (ZCLC) is discussed which is a function that can generate instantaneous tripping as a result of remote end faults without any telecommunication. The chapter contains a short description of the design, simplified logical block diagrams, figure of the function block, input and output signals and setting parameters.

663

Scheme communication logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

Scheme communication logic for residual overcurrent protection (PSCH, 85)

Function block name: EFC-ANSI number: 85 IEC 61850 logical node name: ECPSCH IEC 60617 graphical symbol:

1.1

Introduction
To achieve fast fault clearance of earth faults on the part of the line not covered by the instantaneous step of the residual overcurrent protection, the directional residual overcurrent protection can be supported with a logic that uses communication channels. In the directional scheme, information of the fault current direction must be transmitted to the other line end. With directional comparison, an operate time of the protection of 50 60 ms including a channel transmission time of 20 ms, can be achieved. This short operate time enables rapid autoreclosing function after the fault clearance. The communication logic module for directional residual current protection enables blocking as well as permissive under/overreach schemes. The logic can also be supported by additional logic for weak-end-infeed and current reversal, included in the EFCA function.

1.2

Principle of operation
The directional residual overcurrent protection (TEF) is configured to give input information, i.e. directional fault detection signals, to the EFC logic: CACC: Signal to be used for tripping of the communication scheme, normally the start signal of a forward overreach step of STFW. CSBLK: Signal to be used for sending block signal in the blocking communication scheme, normally the startpickup signal of a reverse overreach step of STRV. CSUR: Signal to be used for sending permissive signal in the underreach permissive communication scheme, normally the start signal of a forward underreach step of STINn, where n corresponds to the underacting step. CSOR: Signal to be used for sending permissive signal in the overreach permissive communication scheme, normally the start signal of a forward overreach step of STINn, where n corresponds to the overreach step.

In addition to this a signal from the autoreclosing function should be configured to the BLKCS input for blocking of the function at a single phase reclosing cycle.

664

Scheme communication logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

1.2.1

Blocking scheme In the blocking scheme a signal is sent to the other line end if the directional element detects an earth fault in the reverse direction. When the forward directional element operates, it trips after a short time delay if no blocking signal is received from the other line end. The time delay, normally 30 40 ms, depends on the communication transmission time and a chosen safety margin. One advantage of the blocking scheme is that only one channel (carrier frequency) is needed if the ratio of source impedances at both end is approximately equal for zero and positive sequence source impedances, the channel can be shared with the impedance-measuring system, if that system also works in the blocking mode. The power line carrier communication signal is transmitted on a healthy line and no signal attenuation will occur due to the fault. Blocking schemes are particular favorable for three-terminal applications if there is no zero-sequence outfeed from the tapping. The blocking scheme is immune to current reversals because the received carrier signal is maintained long enough to avoid unwanted operation due to current reversal. There is never any need for weak-end-infeed logic, because the strong end trips for an internal fault when no blocking signal is received from the weak end. The fault clearing time is however generally longer for a blocking scheme than for a permissive scheme. If the fault is on the line, the forward direction measuring element operates. If no blocking signal comes from the other line end via the CR binary input (carrier receive) the TRIP output is activated after the tCoord set time delay.

Figure 300: Simplified logic diagram for blocking scheme. 1.2.2 Permissive under/overreach scheme In the permissive scheme the forward directed earth fault measuring element sends a permissive signal to the other end, if an earth fault is detected in the forward direction. The directional element at the other line end must wait for a permissive signal before activating an operation signal. Independent channels must be available for the communication in each direction.

665

Scheme communication logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

An impedance measuring relay which works in the same type of permissive mode, with one channel in each direction, can share the channels with the communication scheme for residual overcurrent protection. If the impedance measuring relay works in the permissive overreach mode, common channels can be used in single-line applications. In case of double lines connected to a common bus at both ends, use common channels only if the ratio Z1S/Z0S (positive through zero-sequence source impedance) is about equal at both ends. If the ratio is different, the impedance measuring and the directional earth-fault current system of the healthy line may detect a fault in different directions, which could result in unwanted tripping. Common channels cannot be used when the weak-end-infeed function is used in the distance or earth fault protection. In case of an internal earth fault, the forward directed measuring element operates and sends a permissive signal to the remote end via the CS output (carrier send). Local tripping is permitted when the forward direction measuring element operates and a permissive signal is received via the CR binary input (carrier receive). The permissive scheme can of either underreach or overreach type. In the underreach alternative an underreach directional residual overcurrent measurement element will be used as sending criterion of the permissive send signal CSUR. In the overreach alternative an overreach directional residual overcurrent measurement element will be used as sending criterion of the permissive send signal CSOR. Also the underreach signal CSUR can initiate sending.

1.2.3

Unblocking scheme In unblocking scheme, the lower dependability in permissive scheme is overcome by using the loss of guard signal from the communication equipment to locally create a carrier receive signal. It is common or suitable to use the function when older, less reliable, power-line carrier (PLC) communication is used.

666

Scheme communication logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

The unblocking function uses a carrier guard signal CRG, which must always be present, even when no CR signal is received. The absence of the CRG signal for a time longer than the setting tSecurity time is used as a CR signal, see figure 301. This also enables a permissive scheme to operate when the line fault blocks the signal transmission. The carrier received signal created by the unblocking function is reset 150 ms after the security timer has elapsed. When that occurs an output signal LCG is activated for signalling purpose. The unblocking function is reset 200 ms after that the guard signal is present again.

CR 1 CRG 200 ms t AND OR tSecurity t 150 ms t AND LCG >1 CRL

en05000746.vsd

Figure 301: Carrier guard logic with unblocking scheme The unblocking function can be set in three operation modes (setting Unblock):
Off: No restart: The unblocking function is out of operation Communication failure shorter than tSecurity will be ignored If CRG disappeares a CRL signal will be transferred to the trip logic There will not be any information in case of communication failure (LCG) Restart Communication failure shorter than tSecure will be ignored It sends a defined (150 ms) CRL after the disappearance of the CRG signal The function will activate LCG output in case of communication failure

If the communication failure comes and goes (<200 ms) there will not be recurrent signalling

667

Scheme communication logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

1.3

Function block
EFC1ECPSCH_85 BLOCK BLKTR BLKCS CSBLK CACC CSOR CSUR CR CRG TRIP CS CRL LCG

en06000288.vsd

Figure 302: EFC function block

1.4

Input and output signals

Table 345: Input signals for the ECPSCH_85 (EFC1-) function block
Signal BLOCK BLKTR BLKCS CSBLK CACC CSOR CSUR CR CRG Description Block of function Signal for blocking trip due to communication logic Signal for blocking CS in Overreach and Blocking schemes Reverse residual overcurrent signal for Carrier Send Signal to be used for tripping by Communication Scheme Overreaching residual overcurrent signal for Carrier Send Underreaching residual overcurrent signal for Carrier Send Carrier Receive for Communication Scheme Logic Carrier guard signal received

Table 346: Output signals for the ECPSCH_85 (EFC1-) function block
Signal TRIP CS CRL LCG Description Trip by Communication Scheme Logic Carrier Send by Communication Scheme Logic Carrier Receive from Communication Scheme Logic loss of carrier guard signal

668

Scheme communication logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

1.5

Setting parameters
Table 347: Basic parameter group settings for the ECPSCH_85 (EFC1-) function
Parameter Operation SchemeType Range Off On Off Intertrip Permissive UR Permissive OR Blocking 0.000 - 60.000 0.000 - 60.000 Step Default Off Permissive UR Unit Description Operation Off / On Scheme type, Mode of Operation

tCoord tSendMin

0.001 0.001

0.035 0.100

s s

Communication scheme coordination time Minimum duration of a carrier send signal

Table 348: Advanced parameter group settings for the ECPSCH_85 (EFC1-) function
Parameter Unblock Range Off NoRestart Restart 0.000 - 60.000 Step Default Off Unit Description Operation mode of unblocking logic Security timer for loss of carrier guard detection

tSecurity

0.001

0.035

1.6

Technical data
Table 349: Scheme communication logic for residual overcurrent protection (PSCH, 85)
Function Communication scheme coordination time Scheme type Range or value (0.000-60.000) s Permissive UR Permissive OR Blocking Accuracy 0.5% 10 ms -

669

Current reversal and weak-end infeed logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

Current reversal and weak-end infeed logic for residual overcurrent protection (PSCH, 85)
Function block name: EFCAANSI number: 85 IEC 61850 logical node name: ECRWPSCH IEC 60617 graphical symbol:

2.1

Introduction
The EFCA additional communication logic is a supplement to the EFC scheme communication logic for the residual overcurrent protection. To achieve fast fault clearing for all earth faults on the line, the directional earth-fault protection function can be supported with logic, that uses communication channels. REx670 terminals have for this reason available additions to scheme communication logic. If parallel lines are connected to common busbars at both terminals, overreaching permissive communication schemes can trip unselectively due to fault current reversal. This unwanted tripping affects the healthy line when a fault is cleared on the other line. This lack of security can result in a total loss of interconnection between the two buses. To avoid this type of disturbance, a fault current-reversal logic (transient blocking logic) can be used. Permissive communication schemes for residual overcurrent protection, can basically operate only when the protection in the remote terminal can detect the fault. The detection requires a sufficient minimum residual fault current, out from this terminal. The fault current can be too low due to an opened breaker or high positive and/or zero sequence source impedance behind this terminal. To overcome these conditions, weak end infeed (WEI) echo logic is used.

2.2
2.2.1

Principle of operation
Directional comparison logic function The directional comparison function contains logic for blocking overreach and permissive overreach schemes. The circuits for the permissive overreach scheme contain logic for current reversal and weak end infeed functions. These functions are not required for the blocking overreach scheme. Use the independent or inverse time functions in the directional earth-fault protection module to get back-up tripping in case the communication equipment malfunctions and prevents operation of the directional comparison logic. Figure 303 and figure 304 show the logic circuits. Connect the necessary signal from the auto-recloser for blocking of the directional comparison scheme, during a single-phase auto-reclosing cycle, to the BLOCK input of the directional comparison module.

670

Current reversal and weak-end infeed logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

2.2.2

Fault current reversal logic The fault current reversal logic uses a reverse directed element, connected to IRV, which recognizes that the fault is in reverse direction. When the reverse direction element is activated during the tPickUp time, the IRVL signal is activated, see figure 303. The logic is now ready to handle a current reversal without tripping. IRVL will be connected to the block input on the permissive overreach scheme. When the fault current is reversed on the non faulty line, IRV is deactivated and IRVBLK is activated. The reset of IRVL is delayed by the tDelay time, see figure 303. This ensures the reset of the carrier receive CR signal.

Figure 303: Simplified logic diagram, current reversal 2.2.3 Weak and infeed logic The weak end infeed function can be set to send only an echo signal (WEI=Echo) or an echo signal and a trip signal (WEI=Trip). See figure 304 and figure 305. The weak end infeed logic uses normally a reverse and a forward direction element, connected to WEIBLK via an OR-gate. See figure 304. If neither the forward nor the reverse directional measuring element is activated during the last 200 ms. The weak-end-infeed logic echoes back the received permissive signal. See figure 304. If the forward or the reverse directional measuring element is activated during the last 200 ms, the fault current is sufficient for the IED to detect the fault with the earth-fault function that is in operation.

Figure 304: Simplified logic diagram, weak end infeed - echo. With the Trip setting, the logic sends an echo according to above. Further, it activates the TRWEI signal to trip the breaker if the echo conditions are fulfilled and the neutral point voltage is above the set operate value for 3U0>

671

Current reversal and weak-end infeed logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

The voltage signal that is used to calculate the zero sequence voltage is set in the earth-fault function that is in operation.

Figure 305: Simplified logic diagram, weak end infeed - Trip. The weak end infeed echo sent to the strong line end has a maximum duration of 200 ms. When this time period has elapsed, the conditions that enable the echo signal to be sent are set to zero for a time period of 50 ms. This avoids ringing action if the weak end echo is selected for both line ends.

2.3

Function block
EFCAECRWPSCH_85 U3P BLOCK IRVBLK IRV WEIBLK1 WEIBLK2 VTSZ CBOPEN CRL IRVL TRWEI ECHO CR

en06000289.vsd

Figure 306: EFCA function block

672

Current reversal and weak-end infeed logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

2.4

Input and output signals

Table 350: Input signals for the ECRWPSCH_85 (EFCA-) function block
Signal U3P BLOCK IRVBLK IRV WEIBLK1 WEIBLK2 VTSZ CBOPEN CRL Description Group signal for voltage input Block of function Block of current reversal function Activation of current reversal logic Block of WEI Logic Block of WEI logic due to operation of other protections Block of trip from WEI logic through fuse-failure function Block of trip from WEI logic by an open breaker POR Carrier receive for WEI logic

Table 351: Output signals for the ECRWPSCH_85 (EFCA-) function block
Signal IRVL TRWEI ECHO CR Description Operation of current reversal logic Trip of WEI logic Carrier send by WEI logic POR Carrier signal received from remote end

2.5

Setting parameters
Table 352: Basic parameter group settings for the ECRWPSCH_85 (EFCA-) function
Parameter CurrRev tPickUpRev tDelayRev Range Off On 0.000 - 60.000 0.000 - 60.000 Step 0.001 0.001 Default Off 0.020 0.060 Unit s s Description Operating mode of Current Reversal Logic Pickup time for current reversal logic Time Delay to prevent Carrier send and local trip Operating mode of WEI logic Coordination time for the WEI logic Base setting for voltage level Neutral voltage setting for fault conditions measurement

WEI

Off Echo Echo & Trip 0.000 - 60.000 0.05 - 2000.00 5 - 70

Off

tPickUpWEI UBase 3U0>

0.001 0.05 1

0.000 400.00 25

s kV %UB

673

Current reversal and weak-end infeed logic for residual overcurrent protection (PSCH, 85)

Chapter 12 Scheme communication

2.6

Technical data
Table 353: Current reversal and weak-end infeed logic for residual overcurrent protection (PSCH, 85)
Function Operate voltage 3Uo for WEI trip Reset ratio Operate time for current reversal Delay time for current reversal Coordination time for weak-end infeed logic Range or value (5-70)% of Ubase >95% (0.000-60.000) s (0.000-60.000) s (0.00060.000) s Accuracy 1.0% of Ur 0.5% 10 ms 0.5% 10 ms 0.5% 10 ms

674

About this chapter

Chapter 13 Logic

Chapter 13 Logic
About this chapter This chapter describes primarily tripping and trip logic functions. The way the functions work, their setting parameters, function blocks, input and output signals and technical data are included for each function.

675

Tripping logic (PTRC, 94)

Chapter 13 Logic

Tripping logic (PTRC, 94)

Function block name: TRPxANSI number: 94 IEC 61850 logical node name: SMPPTRC IEC 60617 graphical symbol:

I->O

1.1

Introduction
A function block for protection tripping is provided for each circuit breaker involved in the tripping of the fault. It provides the pulse prolongation to ensure a trip pulse of sufficient length, as well as all functionality necessary for correct co-operation with autoreclosing functions. The trip function block includes functionality for evolving faults and breaker lock-out.

1.2

Principle of operation
The duration of a trip output signal from the TRPx function is settable (tTripMin). The pulse length should be long enough to secure the breaker opening. For three-pole tripping, TRPx function has a single input (TRIN) through which all trip output signals from the protection functions within the IED, or from external protection functions via one or more of the IEDs binary inputs, are routed. It has a single trip output (TRIP) for connection to one or more of the IEDs binary outputs, as well as to other functions within the IED requiring this signal.

BLOCK TRIN
tTripMin AND t OR

TRIP

Operation Mode = On Program = 3Ph

en05000789.vsd

Figure 307: Simplified logic diagram for three phasetrip The TRPx function for single- and two-pole tripping has additional phase segregated inputs for this, as well as inputs for faulted phase selection. The latter inputs enable single- and two-pole tripping for those functions which do not have their own phase selection capability, and there-

676

Tripping logic (PTRC, 94)

Chapter 13 Logic

fore which have just a single trip output and not phase segregated trip outputs for routing through the phase segregated trip inputs of the expanded TRPx function. Examples of such protection functions are the residual overcurrent protections. The expanded TRPx function has two inputs for these functions, one for impedance tripping (e.g. carrier-aided tripping commands from the scheme communication logic), and one for earth fault tripping (e.g. tripping output from a residual overcurrent protection). Additional logic secures a three-pole final trip command for these protection functions in the absence of the required phase selection signals. The expanded TRPx function has three trip outputs TRL1, TRL2, TRL3 (besides the trip output TRIP), one per phase, for connection to one or more of the IEDs binary outputs, as well as to other functions within the IED requiring these signals. There are also separate output signals indicating single pole, two pole or three pole trip. These signals are important for cooperation with the auto-reclosing function. The expanded TRPx function is equipped with logic which secures correct operation for evolving faults as well as for reclosing on to persistent faults. A special input is also provided which disables single- and two-pole tripping, forcing all tripping to be three-pole. In multi-breaker arrangements, one TRPx function block is used for each breaker. This can be the case if single pole tripping and auto-reclosing is used. The breaker close lockout function can be activated from an external trip signal from another protection function via input (SETLKOUT) or internally at a three pole trip, if desired. It is possible to lockout seal in the tripping output signals or use blocking of closing only the choice is by setting TripLockout. 1.2.1 Logic diagram

TRINL1 TRINL2 TRINL3 1PTRZ 1PTREF TRIN Program = 3ph

OR OR OR AND
RSTTRIP - cont.

en05000517.vsd

Figure 308: Three-phase front logic simplified logic diagram

677

Tripping logic (PTRC, 94)

Chapter 13 Logic

TRIN TRINL1 PSL1

AND

OR

L1TRIP

TRINL2 PSL2

AND

OR

L2TRIP

TRINL3 PSL3

AND OR

OR

L3TRIP

OR
-loop

OR
-loop

OR AND
1PTREF 1PTRZ

AND AND OR
50 ms t

AND

en05000518.vsd

Figure 309: Phase segregated front logic

678

Tripping logic (PTRC, 94)

Chapter 13 Logic

L1TRIP

150 ms

OR OR

t
2000 ms t

RTRIP

OR

AND

L2TRIP

150 ms

OR OR

t
2000 ms t

STRIP

OR

AND

L3TRIP

150 ms

OR OR

t
2000 ms t

TTRIP

OR

AND

OR

P3PTR

OR OR
-loop

AND

en05000519.vsd

Figure 310: Additional logic for the 1ph/3ph operating mode

679

Tripping logic (PTRC, 94)

Chapter 13 Logic

L1TRIP - cont.

150 ms

t
2000 ms t

OR

OR

RTRIP

AND

L2TRIP

150 ms

t
2000 ms t

OR

OR

STRIP

AND AND

L3TRIP

150 ms

t
2000 ms t

OR

OR

TTRIP

AND

OR

TRIP

OR OR
-loop

AND

en05000520.vsd

Figure 311: Additional logic for the 1ph/2ph/3ph operating mode

680

Tripping logic (PTRC, 94)

Chapter 13 Logic

BLOCK RTRIP TRL1

OR
STRIP

AND

OR
TTRIP

AND

TRL2

OR
RSTTRIP

AND

TRL3

OR

TRIP

AND

OR

AND

TR3P

-loop

AND AND AND AND AND OR

10 ms t 5 ms t

TR1P

TR2P

-loop
en05000521.vsd

Figure 312: Final tripping circuits

681

Tripping logic (PTRC, 94)

Chapter 13 Logic

1.3

Function block
TRP1SMPPTRC_94 BLOCK BLKLKOUT TRIN TRINL1 TRINL2 TRINL3 PSL1 PSL2 PSL3 1PTRZ 1PTREF P3PTR SETLKOUT RSTLKOUT TRIP TRL1 TRL2 TRL3 TR1P TR2P TR3P CLLKOUT

en05000707.vsd

Figure 313: TRP function block

1.4

Input and output signals

Table 354: Input signals for the SMPPTRC_94 (TRP1-) function block
Signal BLOCK BLKLKOUT TRIN TRINL1 TRINL2 TRINL3 PSL1 PSL2 PSL3 1PTRZ 1PTREF P3PTR SETLKOUT RSTLKOUT Description Block of function Blocks circuit breaker lockout output (CLLKOUT) Trip all phases Trip phase 1 Trip phase 2 Trip phase 3 Functional input for phase selection in phase L1 Functional input for phase selection in phase L2 Functional input for phase selection in phase L3 Zone Trip with a separate phase selection Single phase DEF Trip for separate phase selection Prepare all tripping to be three-phase Input for setting the circuit breaker lockout function Input for resetting the circuit breaker lockout function

682

Tripping logic (PTRC, 94)

Chapter 13 Logic

Table 355: Output signals for the SMPPTRC_94 (TRP1-) function block
Signal TRIP TRL1 TRL2 TRL3 TR1P TR2P TR3P CLLKOUT Description General trip output signal Trip signal from phase L1 Trip signal from phase L2 Trip signal from phase L3 Tripping single-pole Tripping two-pole Tripping three-pole Circuit breaker lockout output (set until reset)

1.5

Setting parameters
Table 356: Basic parameter group settings for the SMPPTRC_94 (TRP1-) function
Parameter Operation Program Range Off On 3 phase 1ph/3ph 1Ph/2Ph/3Ph 0.000 - 60.000 Step Default On 1ph/3ph Unit Description Operation Off / On Three ph; single or three ph; single, two or three ph trip Minimum duration of trip output signal

tTripMin

0.001

0.150

Table 357: Advanced parameter group settings for the SMPPTRC_94 (TRP1-) function
Parameter TripLockout Range Off On Off On Step Default Off Unit Description On: activate output (CLLKOUT) and trip latch, Off: only outp On: lockout from input (SETLKOUT) and trip, Off: only inp

AutoLock

Off

1.6

Technical data
Table 358: Tripping logic (PTRC, 94)
Function Trip action Minimum trip pulse length Timers Range or value 3-ph, 1/3-ph, 1/2/3-ph (0.000-60.000) s (0.000-60.000) s Accuracy 0.5% 10 ms 0.5% 10 ms

683

Trip matrix logic (GGIO)

Chapter 13 Logic

Trip matrix logic (GGIO)

Function block name: TRxxANSI number: IEC 61850 logical node name: TRMGGIO IEC 60617 graphical symbol:

2.1

Introduction
Twelve trip matrix logic blocks are included in the IED. The function blocks are used in the configuration of the IED to route trip signals and/or other logical output signals to the different output relays. The matrix and the physical outputs will be seen in the PCM 600 engineering tool and this allows the user to adapt the signals to the physical tripping outputs according to the specific application needs.

2.2

Principle of operation
Tripping matrix logic block is provided with 32 input signals and 3 output signals. The function block incorporates internal logic OR gates in order to provide the necessary grouping of connected input signals (e.g. for tripping and alarming purposes) to the three output signals from the function block. Internal built-in OR logic is made in accordance with the following three rules: 1. when any one of first 16 inputs signals (i.e. INPUT1 to INPUT16) has logical value 1 (i.e. TRUE) the first output signal (i.e. OUTPUT1) will get logical value 1 (i.e. TRUE). Additional time delays can be introduced for OUTPUT1 via setting parameters "PulseTime1", "OnDelayTime1" & "OffDelayTime1". 2. when any one of second 16 inputs signals (i.e. INPUT17 to INPUT32) has logical value 1 (i.e. TRUE) the second output signal (i.e. OUTPUT2) will get logical value 1 (i.e. TRUE). Additional time delays can be introduced for OUTPUT2 via setting parameters "PulseTime2", "OnDelayTime2" & "OffDelayTime2" 3. when any one of all 32 input signals (i.e. INPUT1 to INPUT32) has logical value 1 (i.e. TRUE) the third output signal (i.e. OUTPUT3) will get logical value 1 (i.e. TRUE). Additional time delays can be introduced for OUTPUT3 via setting parameters "PulseTime3", "OnDelayTime3" & "OffDelayTime3". Detailed logical diagram is shown in see figure 314

684

Trip matrix logic (GGIO)

Chapter 13 Logic

Pulse Time 1

&

Pulse Input 1 Input 2 Input 16

On Delay Time 1

t pulse

1
t on t off Off Delay Time 1 Pulse Time 2

&

Output 1

&

Pulse Input 17 Input 18 Input 32

On Delay Time 2

t pulse

1
t on t off Off Delay Time 2 Pulse Time 3

&

Output 2

&

Pulse
On Delay Time 3

t pulse

1
t on t off Off Delay Time 3

&

Output 3

en06000514.vsd

Figure 314: Tripping Matrix Internal Logic. Output signals from this function block are typically connected to other logic blocks or directly to output contacts from the IED. When used for direct tripping of the circuit breaker(s) the pulse time delay on that output signal shall be set to approximately 0,150s in order to obtain satisfactory minimum duration of the trip pulse to the circuit breaker trip coils. Twelve such function blocks are available in the IED.

685

Trip matrix logic (GGIO)

Chapter 13 Logic

2.3

Function block
T R01TRMGGIO INPUT 1 INPUT 2 INPUT 3 INPUT 4 INPUT 5 INPUT 6 INPUT 7 INPUT 8 INPUT 9 INPUT 10 INPUT 11 INPUT 12 INPUT 13 INPUT 14 INPUT 15 INPUT 16 INPUT 17 INPUT 18 INPUT 19 INPUT 20 INPUT 21 INPUT 22 INPUT 23 INPUT 24 INPUT 25 INPUT 26 INPUT 27 INPUT 28 INPUT 29 INPUT 30 INPUT 31 INPUT 32 OUT PUT 1 OUT PUT 2 OUT PUT 3

en05000370.vsd

Figure 315: TR function block

2.4

Input and output signals

Table 359: Input signals for the TMAGGIO (TR01-) function block
Signal INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 INPUT10 INPUT11 Description Binary input 1 Binary input 2 Binary input 3 Binary input 4 Binary input 5 Binary input 6 Binary input 7 Binary input 8 Binary input 9 Binary input 10 Binary input 11

686

Trip matrix logic (GGIO)

Chapter 13 Logic

Signal INPUT12 INPUT13 INPUT14 INPUT15 INPUT16 INPUT17 INPUT18 INPUT19 INPUT20 INPUT21 INPUT22 INPUT23 INPUT24 INPUT25 INPUT26 INPUT27 INPUT28 INPUT29 INPUT30 INPUT31 INPUT32

Description Binary input 12 Binary input 13 Binary input 14 Binary input 15 Binary input 16 Binary input 17 Binary input 18 Binary input 19 Binary input 20 Binary input 21 Binary input 22 Binary input 23 Binary input 24 Binary input 25 Binary input 26 Binary input 27 Binary input 28 Binary input 29 Binary input 30 Binary input 31 Binary input 32

Table 360: Output signals for the TMAGGIO (TR01-) function block
Signal OUTPUT1 OUTPUT2 OUTPUT3 Description OR function betweeen inputs 1 to 16 OR function between inputs 17 to 32 OR function between inputs 1 to 32

687

Trip matrix logic (GGIO)

Chapter 13 Logic

2.5

Setting parameters
Table 361: Basic parameter group settings for the TMAGGIO (TR01-) function
Parameter Operation PulseTime OnDelay OffDelay ModeOutput1 ModeOutput2 ModeOutput3 Range Off ON 0.000 - 60.000 0.000 - 60.000 0.000 - 60.000 Steady Pulsed Steady Pulsed Steady Pulsed Step 0.001 0.001 0.001 Default ON 0.000 0.000 0.000 Steady Steady Steady Unit s s s Description Operation Off / On Output pulse time Output on delay time Output off delay time Mode for output ,1 steady or pulsed Mode for output 2, steady or pulsed Mode for output 3, steady or pulsed

688

Configurable logic blocks (LLD)

Chapter 13 Logic

3
3.1

Configurable logic blocks (LLD)

Introduction
A number of logic blocks and timers are available for user to adapt the configuration to the specific application needs.

3.2

Inverter function block (INV)

I001INV INPUT OUT en04000404.vsd

Figure 316: INV function block

Table 362: Input signals for the INV (I001-) function block
Signal INPUT Description Input

Table 363: Output signals for the INV (I001-) function block
Signal OUT Description Output

3.3

OR function block (OR)

The OR function is used to form general combinatory expressions with boolean variables. The OR function block has six inputs and two outputs. One of the outputs is inverted.

O001OR INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 OUT NOUT

en04000405.vsd

Figure 317: OR function block

689

Configurable logic blocks (LLD)

Chapter 13 Logic

Table 364: Input signals for the OR (O001-) function block

Signal INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 Description Input 1 to OR gate Input 2 to OR gate Input 3 to OR gate Input 4 to OR gate Input 5 to OR gate Input 6 to OR gate

Table 365: Output signals for the OR (O001-) function block

Signal OUT NOUT Description Output from OR gate Inverted output from OR gate

3.4

AND function block (AND)

The AND function is used to form general combinatory expressions with boolean variables.The AND function block has four inputs and two outputs. One of the inputs and one of the outputs are inverted.

A001AND INPUT 1 INPUT 2 INPUT 3 INPUT 4N OUT NOUT

en04000406.vsd

Figure 318: AND function block

Table 366: Input signals for the AND (A001-) function block
Signal INPUT1 INPUT2 INPUT3 INPUT4N Description Input 1 Input 2 Input 3 Input 4 inverted

Table 367: Output signals for the AND (A001-) function block
Signal OUT NOUT Description Output Output inverted

690

Configurable logic blocks (LLD)

Chapter 13 Logic

3.5

Timer function block (Timer)

The function block TIMER has drop-out and pick-up delayed outputs related to the input signal. The timer has a settable time delay (parameter T).
T M01Timer INPUT T ON OFF en04000378.vsd

Figure 319: TM function block

Table 368: Input signals for the Timer (TM01-) function block
Signal INPUT Description Input to timer

Table 369: Output signals for the Timer (TM01-) function block
Signal ON OFF Description Output from timer , pick-up delayed Output from timer, drop-out delayed

Table 370: General settings for the Timer (TM01-) function

Parameter T Range 0.000 - 90000.000 Step 0.001 Default 0.000 Unit s Description Time delay of function

3.6

Pulse timer function block (PULSE)

The pulse function can be used, for example, for pulse extensions or limiting of operation of outputs. The pulse timer TP has a settable length.

TP01Pulse INPUT OUT en04000407.vsd

Figure 320: PULSE function block

Table 371: Input signals for the Pulse (TP01-) function block
Signal INPUT Description Input to pulse timer

691

Configurable logic blocks (LLD)

Chapter 13 Logic

Table 372: Output signals for the Pulse (TP01-) function block
Signal OUT Description Output from pulse timer

Table 373: General settings for the Pulse (TP01-) function

Parameter T Range 0.000 - 90000.000 Step 0.001 Default 0.010 Unit s Description Time delay of function

3.7

Exclusive OR function block (XOR)

The exclusive OR function XOR is used to generate combinatory expressions with boolean variables. The function block XOR has two inputs and two outputs. One of the outputs is inverted. The output signal is 1 if the input signals are different and 0 if they are equal.

XO01XOR INPUT 1 INPUT 2 OUT NOUT en04000409.vsd

Figure 321: XOR function block

Table 374: Input signals for the XOR (XO01-) function block
Signal INPUT1 INPUT2 Description Input 1 to XOR gate Input 2 to XOR gate

Table 375: Output signals for the XOR (XO01-) function block
Signal OUT NOUT Description Output from XOR gate Inverted output from XOR gate

3.8

Set-reset with memory function block (SRM)

The Set-Reset function SRM is a flip-flop with memory that can set or reset an output from two inputs respectively. Each SRM function block has two outputs, where one is inverted. The memory setting controls if the flip-flop after a power interruption will return the state it had before or if it will be reset.

692

Configurable logic blocks (LLD)

Chapter 13 Logic

Table 376: Truth table for the Set-Reset (SRM) function block
SET 1 0 1 0 RESET 0 1 1 0 OUT 1 0 0 0 NOUT 0 1 1 1

SM01SRM SET RESET OUT NOUT en04000408.vsd

Figure 322: SM function block

Table 377: Input signals for the SRM (SM01-) function block
Signal SET RESET Description Set input Reset input

Table 378: Output signals for the SRM (SM01-) function block
Signal OUT NOUT Description Output Output inverted

Table 379: Parameter group settings for the SRM (SM01-) function
Parameter Memory Range Off On Step Default Off Unit Description Operating mode of the memory function

3.9

Controllable gate function block (GT)

The GT function block is used for controlling if a signal should be able to pass from the input to the output or not depending on a setting.

693

Configurable logic blocks (LLD)

Chapter 13 Logic

GT 01GT INPUT OUT en04000410.vsd

Figure 323: GT function block

Table 380: Input signals for the GT (GT01-) function block
Signal INPUT Description Input to gate

Table 381: Output signals for the GT (GT01-) function block

Signal OUT Description Output from gate

Table 382: Parameter group settings for the GT (GT01-) function

Parameter Operation Range Off On Step Default Off Unit Description Operation Off/On

3.10

Settable timer function block (TS)

The function block TS timer has outputs for delayed input signal at drop-out and at pick-up. The timer has a settable time delay. It also has an Operation setting On, Off that controls the operation of the timer.

TS01TimerSet INPUT ON OFF en04000411.vsd

Figure 324: TS function block

Table 383: Input signals for the TimerSet (TS01-) function block
Signal INPUT Description Input to timer

694

Configurable logic blocks (LLD)

Chapter 13 Logic

Table 384: Output signals for the TimerSet (TS01-) function block
Signal ON OFF Description Output from timer, pick-up delayed Output from timer, drop-out delayed

Table 385: Parameter group settings for the TimerSet (TS01-) function
Parameter Operation t Range Off On 0.000 - 90000.000 Step 0.001 Default Off 0.000 Unit s Description Operation Off/On Delay for settable timer n

3.11

Technical data
Table 386: Configurable logic blocks
Logic block Quantity with update rate fast LogicAND LogicOR LogicXOR LogicInverter LogicSRMemory LogicGate LogicTimer LogicPulseTimer LogicTimerSet LogicLoopDelay 60 60 10 30 10 10 10 10 10 10 medium 60 60 10 30 10 10 10 10 10 10 normal 160 160 20 80 20 20 20 20 20 20 (0.00090000.00 0) s (0.00090000.00 0) s (0.00090000.00 0) s (0.00090000.00 0) s 0.5% 10 ms 0.5% 10 ms 0.5% 10 ms 0.5% 10 ms Range or value Accuracy

695

Fixed signal function block (FIXD)

Chapter 13 Logic

Fixed signal function block (FIXD)

Function block name: FIXDANSI number: IEC 61850 logical node name: FixedSignals IEC 60617 graphical symbol:

4.1

Introduction
The fixed signals function block generates a number of pre-set (fixed) signals that can be used in the configuration of an IED, either for forcing the unused inputs in the other function blocks to a certain level/value, or for creating a certain logic.

4.2

Principle of operation
There are eight outputs from the FIXD function block: OFF is a boolean signal, fixed to OFF (boolean 0) value; ON is a boolean signal, fixed to ON (boolean 1) value; INTZERO is an integer number, fixed to integer value 0; INTONE is an integer number, fixed to integer value 1; REALZERO is a floating point real number, fixed to 0.0 value; STRNULL is a string, fixed to an empty string (null) value; ZEROSMPL is a 32-bit integer, fixed to 0 value; GRP_OFF is a 32-bit integer, fixed to 0 value; The function does not allow any settings and therefore its not present in PCM 600. For examples on how to use each type of output in the configuration, please read the Application Manual.

4.3

Function block
FIXDFixedSignals OFF ON INTZERO INTONE REALZERO STRNULL ZEROSMPL GRP_OFF en05000445.vsd

Figure 325: FIXD function block

696

Fixed signal function block (FIXD)

Chapter 13 Logic

4.4

Input and output signals

Table 387: Output signals for the FixedSignals (FIXD-) function block
Signal OFF ON INTZERO INTONE REALZERO STRNULL ZEROSMPL GRP_OFF Description Boolean signal fixed off Boolean signal fixed on Integer signal fixed zero Integer signal fixed one Real signal fixed zero String signal with no characters Channel id for zero sample Group signal fixed off

4.5

Setting parameters
The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

697

Boolean 16 to Integer conversion B16I

Chapter 13 Logic

Boolean 16 to Integer conversion B16I

Function block name: BB-ANSI number: IEC 61850 logical node name: IEC 60617 graphical symbol:

5.1

Introduction
The B16I function block (or the Boolean 16 to Integer conversion function block) is used within the CAP tool to transform a set of 16 binary (logical) signals into an integer.

5.1.1

Principle of operation The B16I function block is used within the CAP tool to transform an integer into a set of 16 binary (logical) signals. The B1I6 function block is designed for receiving the integer input locally. The BLOCK input will freeze the logical outputs at the last value. Function block
BB01B16I BLOCK IN1 IN2 IN3 IN4 IN5 IN6 IN7 IN8 IN9 IN10 IN11 IN12 IN13 IN14 IN15 IN16 OUT

5.1.2

en07000128.vsd

Figure 326: The B16I function block.

698

Boolean 16 to Integer conversion B16I

Chapter 13 Logic

5.1.3

Input and output signals

Table 388: Input signals for the B16I (BB01-) function block
Signal BLOCK IN1 IN2 IN3 IN4 IN5 IN6 IN7 IN8 IN9 IN10 IN11 IN12 IN13 IN14 IN15 IN16 Description Block of function Input 1 Input 2 Input 3 Input 4 Input 5 Input 6 Input 7 Input 8 Input 9 Input 10 Input 11 Input 12 Input 13 Input 14 Input 15 Input 16

Table 389: Output signals for the B16I (BB01-) function block
Signal OUT Description Output value

5.1.4

Setting parameters The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

699

Boolean 16 to Integer conversion with logic node representation (B16IGGIO)

Chapter 13 Logic

Boolean 16 to Integer conversion with logic node representation (B16IGGIO)

Function block name: BA-ANSI number: IEC 61850 logical node name: B16IGGIO IEC 60617 graphical symbol:

6.1

Introduction
The B16IGGIO function block (or the Boolean 16 to integer conversion with logic node representation function block) is used within CAP tool to transform an integer to 16 binary (logic) signals. TheIB16IGGIO can receive it's value from remote like IEC61850 depending on the PSTO input.

6.2

Principle of operation
The B16IGGIO function block is used within the CAP tool to transform an integer into a set of 16 binary (logical) signals. The B16IGGIO can receive an integer from a station computer for example, over IEC61850. The BLOCK input will freeze the logical outputs at the last value. The PSTO input determines the operator place. The integer number can be written to the block while in Remote. If PSTO is in Off or Local then no change is applied to the outputs.

6.3

Function block
BA01B16IGGIO BLOCK IN1 IN2 IN3 IN4 IN5 IN6 IN7 IN8 IN9 IN10 IN11 IN12 IN13 IN14 IN15 IN16 OUT

en07000129.vsd

Figure 327: The B16IGGIO function block.

700

Boolean 16 to Integer conversion with logic node representation (B16IGGIO)

Chapter 13 Logic

6.4

Input and output signals

Table 390: Input signals for the B16IGGIO (BA01-) function block
Signal BLOCK IN1 IN2 IN3 IN4 IN5 IN6 IN7 IN8 IN9 IN10 IN11 IN12 IN13 IN14 IN15 IN16 Description Block of function Input 1 Input 2 Input 3 Input 4 Input 5 Input 6 Input 7 Input 8 Input 9 Input 10 Input 11 Input 12 Input 13 Input 14 Input 15 Input 16

Table 391: Output signals for the B16IGGIO (BA01-) function block
Signal OUT Description Output value

6.5

Setting parameters
The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

701

Integer to Boolean 16 conversion (IB16)

Chapter 13 Logic

Integer to Boolean 16 conversion (IB16)

Function block name: IY- ANSI number: IEC 61850 logical node name: IEC 60617 graphical symbol:

7.1

Introduction
The IB16 function block (or the integer to Boolean 16 conversion function block) is used within the CAP tool to transform a set of 16 binary (logical) signals into an integer.

7.2

Principle of operation
The IB16 function block is used within the CAP tool to transform an integer into a set of 16 binary (logical) signals. The IB16 function block is designed for receiving the integer input locally. The BLOCK input will freeze the logical outputs at the last value.

7.3

Function block
IY01IB16 BLOCK IN OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 OUT16 en06000501.vsd

Figure 328: The BI16 function block.

7.4

Input and output signals

Table 392: Input signals for the IB16 (IY01-) function block
Signal BLOCK IN Description Block of function input

702

Integer to Boolean 16 conversion (IB16)

Chapter 13 Logic

Table 393: Output signals for the IB16 (IY01-) function block
Signal OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 OUT16 Description Output 1 Output 2 Output 3 Output 4 Output 5 Output 6 Output 7 Output 8 Output 9 Output 10 Output 11 Output 12 Output 13 Output 14 Output 15 Output 16

7.5

Setting parameters
The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

703

Integer to Boolean 16 conversion with logic node representation (IB16GGIO)

Chapter 13 Logic

Integer to Boolean 16 conversion with logic node representation (IB16GGIO)

Function block name: IX-ANSI number: IEC 61850 logical node name: IB16GGIO IEC 60617 graphical symbol:

8.1

Introduction
The IB16GGIO function block (or the integer to Boolean conversion with logic node representation function block) is used within CAP tool to transform an integer to 16 binary (logic) signals. The IB16GGIO can receive it's value from remote like IEC61850 depending on the PSTO input.

8.2

Function block
IX01IB16GGIO BLOCK PSTO OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 OUT16 en06000502.vsd

Figure 329: The BI16GGIO function block.

8.3

Input and output signals

Table 394: Input signals for the IB16GGIO (IX01-) function block
Signal BLOCK PSTO Description Block of function Operator place selection

704

Integer to Boolean 16 conversion with logic node representation (IB16GGIO)

Chapter 13 Logic

Table 395: Output signals for the IB16GGIO (IX01-) function block
Signal OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 OUT16 Description Output 1 Output 2 Output 3 Output 4 Output 5 Output 6 Output 7 Output 8 Output 9 Output 10 Output 11 Output 12 Output 13 Output 14 Output 15 Output 16

8.4

Setting parameters
The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

705

Integer to Boolean 16 conversion with logic node representation (IB16GGIO)

Chapter 13 Logic

706

About this chapter

Chapter 14 Monitoring

Chapter 14 Monitoring
About this chapter This chapter describes the functions that handle measurements, events and disturbances. The way the functions work, their setting parameters, function blocks, input and output signals, and technical data are included for each function.

707

Measurements (MMXU)

Chapter 14 Monitoring

Measurements (MMXU)
Function block name: SVRxANSI number: IEC 61850 logical node name: CVMMXU
P, Q, S, I, U, f

IEC 60617 graphical symbol:

Function block name: CPxx ANSI number: IEC 61850 logical node name: CMMXU

IEC 60617 graphical symbol:

Function block name: VNx ANSI number: IEC 61850 logical node name: VNMMXU

IEC 60617 graphical symbol:

Function block name: VPxANSI number: IEC 61850 logical node name: VMMXU

IEC 60617 graphical symbol:

708

Measurements (MMXU)

Chapter 14 Monitoring

Function block name: CSQx ANSI number: IEC 61850 logical node name: CMSQI

IEC 60617 graphical symbol:

I1, I2, I0

Function block name: VSQx ANSI number: IEC 61850 logical node name: VMSQI

IEC 60617 graphical symbol:

U1, U2, U0

1.1

Introduction
Measurement functions is used for power system measurement, supervision and reporting to the local HMI, monitoring tool within PCM 600 or to station level e.g.via IEC61850). The possibility to continuously monitor measured values of active power, reactive power, currents, voltages, frequency, power factor etc. is vital for efficient production, transmission and distribution of electrical energy. It provides to the system operator fast and easy overview of the present status of the power system. Additionally it can be used during testing and commissioning of protection and control IEDs in order to verify proper operation and connection of instrument transformers (i.e. CTs & VTs). During normal service by periodic comparison of the measured value from the IED with other independent meters the proper operation of the IED analog measurement chain can be verified. Finally it can be used to verify proper direction orientation for distance or directional overcurrent protection function.

Note!
The available measured values of an IED are depending on the actual hardware (TRM) and the logic configuration made in PCM 600. All measured values can be supervised with four settable limits, i.e. low-low limit, low limit, high limit and high-high limit. A zero clamping reduction is also supported, i.e the measured value below a settable limit is forced to zero which reduces the impact of noise in the inputs. Dead-band supervision can be used to report measured signal value to station level when change in measured value is above set threshold limit or time integral of all changes since the last time value updating exceeds the threshold limit. Measure value can also be based on periodic reporting.

709

Measurements (MMXU)

Chapter 14 Monitoring

The measuring function, SVR (CVMMXU), provides the following power system quantities: P, Q and S: three phase active, reactive and apparent power PF: power factor U: phase-to-phase voltage magnitude I: phase current magnitude F: power system frequency

The measuring functions CP (CMMXU), VN (VNMMWU) and VP (VMMXU) provides physical quantities: I: phase currents (magnitude and angle) (CMMXU) U: voltages (phase and phase-phase voltage, magnitude and angle) (VMMXU, VNMMXU)

It is possible to calibrate the measuring function above to get better then class 0.5 presentation. This is accomplished by angle and amplitude compensation at 5, 30 and 100% of rated current and at 100% of rated voltage.

Note!
The power system quantities provided, depends on the actual hardware, (TRM) and the logic configuration made in PCM 600. The measuring functions CSQ (CMSQI) and VSQ (VMSQI) provides sequential quantities: I: sequence currents (positive, zero, negative sequence, magnitude and angle) U: sequence voltages (positive, zero and negative sequence, magnitude and angle).

The SVR function calculates three-phase power quantities by using fundamental frequency phasors (i.e. DFT values) of the measured current respectively voltage signals. The measured power quantities are available either as instantaneously calculated quantities or averaged values over a period of time (i.e. low pass filtered) depending on the selected settings.

1.2
1.2.1

Principle of operation
Measurement supervision The protection, control, and monitoring IEDs have functionality to measure and further process information for currents and voltages obtained from the pre-processing blocks. The number of processed alternate measuring quantities depends on the type of IED and built-in options. The information on measured quantities is available for the user at different locations: Locally by means of the local HMI Remotely using the monitoring tool within PCM 600 or over the station bus Internally by connecting the analog output signals to the Disturbance Report function

710

Measurements (MMXU)

Chapter 14 Monitoring

Phase angle reference All phase angles are presented in relation to a defined reference channel. The General setting parameter PhaseAngleRef defines the reference, see section 1. Zero point clamping Measured value below zero point clamping limit is forced to zero. This allows the noise in the input signal to be ignored. The zero point clamping limit is a general setting (XZeroDb where X equals S, P, Q, PF, U, I, F, IL1-3, UL1-3, UL12-31, I1, I2, 3I0, U1, U2 or 3U0). Observe that this measurement supervision zero point clamping might be overridden by the zero point clamping used for the service values within SVR. Continuous monitoring of the measured quantity Users can continuously monitor the measured quantity available in each function block by means of four built-in operating thresholds, see figure 330. The monitoring has two different modes of operating: Overfunction, when the measured current exceeds the High limit (XHiLim) or High-high limit (XHiHiLim) pre-set values Underfunction, when the measured current decreases under the Low limit (XLowLim) or Low-low limit (XLowLowLim) pre-set values.

X_RANGE is illustrated in figure 330.

Y
X_RANGE = 3

High-high limit

X_RANGE= 1

Hysteresis

High limit
X_RANGE=0

X_RANGE=0

Low limit
X_RANGE=2

Low-low limit
X_RANGE=4

en05000657.vsd

Figure 330: Presentation of operating limits

711

Measurements (MMXU)

Chapter 14 Monitoring

Each analog output has one corresponding supervision level output (X_RANGE). The output signal is an integer in the interval 0-4 (0: Normal, 1: High limit exceeded, 3: High-high limit exceeded, 2: below Low limit and 4: below Low-low limit). The output may be connected to a measurement expander block (XP (RANGE_XP)) to get measurement supervision as binary signals. The logical value of the functional output signals changes according to figure 330. The user can set the hysteresis (XLimHyst), which determines the difference between the operating and reset value at each operating point, in wide range for each measuring channel separately. The hysteresis is common for all operating values within one channel.

Actual value of the measured quantity The actual value of the measured quantity is available locally and remotely. The measurement is continuous for each measured separately, but the reporting of the value to the higher levels depends on the selected reporting mode. The following basic reporting modes are available:
Cyclic reporting (Cyclic) Amplitude dead-band supervision (Dead band) Integral dead-band supervision (Int deadband)

Cyclic reporting The cyclic reporting of measured value is performed according to chosen setting (XRepTyp). The measuring channel reports the value independent of amplitude or integral dead-band reporting.

712

Measurements (MMXU)

Chapter 14 Monitoring

Y Value Reported (1st) Value Reported Value Reported Value Reported

Y3 Y2 Y4

Value Reported

Y1

Y5

t (*)

t (*)

t (*)

t (*)

Value 1

Value 2

Value 3

Value 4

Value 5

(*)Set value for t: XDbRepInt

en05000500.vsd

Figure 331: Periodic reporting

Amplitude dead-band supervision If a measuring value is changed, compared to the last reported value, and the change is larger than the Y predefined limits that are set by user (XZeroDb), then the measuring channel reports the new value to a higher level, if this is detected by a new measured value. This limits the information flow to a minimum necessary. Figure 332 shows an example with the amplitude dead-band supervision. The picture is simplified: the process is not continuous but the values are evaluated with a time interval of one execution cycle from each other.

713

Measurements (MMXU)

Chapter 14 Monitoring

Y Value Reported (1st) Value Reported Y3 Y2 Y Y Y Y

Value Reported Value Reported Y Y

Y1

t
99000529.vsd

Figure 332: Amplitude dead-band supervision reporting After the new value is reported, the Y limits for dead-band are automatically set around it. The new value is reported only if the measured quantity changes more than defined by the Y set limits.

Integral dead-band reporting The measured value is reported if the time integral of all changes exceeds the pre-set limit (XZeroDb), figure 333, where an example of reporting with integral dead-band supervision is shown. The picture is simplified: the process is not continuous but the values are evaluated with a time interval of one execution cycle from each other.
The last value reported, Y1 in figure 333 serves as a basic value for further measurement. A difference is calculated between the last reported and the newly measured value and is multiplied by the time increment (discrete integral). The absolute values of these integral values are added until the pre-set value is exceeded. This occurs with the value Y2 that is reported and set as a new base for the following measurements (as well as for the values Y3, Y4 and Y5). The integral dead-band supervision is particularly suitable for monitoring signals with small variations that can last for relatively long periods.

714

Measurements (MMXU)

Chapter 14 Monitoring

Y A >= pre-set value

A1 >= pre-set value

A2 >= pre-set value

Y3 Y2
Value Reported (1st)

A1
Value Reported

A2 Y4
Value Reported

A3 + A4 + A5 + A6 + A7 >= pre-set value

A4 A3 A5
A6

A7

A Y1

Value Reported

Y5
Value Reported

t
99000530.vsd

Figure 333: Reporting with integral dead-band supervision

1.2.2

Service values (MMXU, SVR) Mode of operation The measurement function must be connected to three-phase current and three-phase voltage input in the configuration tool (group signals), but it is capable to measure and calculate above mentioned quantities in nine different ways depending on the available VT inputs connected to the IED. The end user can freely select by a parameter setting, which one of the nine available measuring modes shall be used within the function. Available options are summarized in the following table:

715

Measurements (MMXU)

Chapter 14 Monitoring

Formula used for complex, Set value for parame- three-phase power calculation ter Mode 1 L1, L2, L3

Formula used for voltage and current magnitude calculation

Comment

S = U L1 I

* L1

+ U L2 I

* L2

+ U L3 I

* L3

U = ( U L1 + U L 2 + U L 3 ) / 3 I = ( I L1 + I L 2 + I L 3 ) / 3

Used when three phase-to-earth voltages are available Used when three two phase-to-phase voltages are available Used when only symmetrical three phase power shall be measured Used when only UL1L2 phase-to-phase voltage is available Used when only UL2L3 phase-to-phase voltage is available Used when only UL3L1 phase-to-phase voltage is available Used when only UL1 phase-to-earth voltage is available Used when only UL2 phase-to-earth voltage is available Used when only UL3 phase-to-earth voltage is available

Arone

S = U L1 L 2 I U L 2 L 3 I
* L1

* L3

U = ( U L1 L 2 + U L 2 L 3 ) / 2 I = ( I L1 + I L 3 ) / 2

PosSeq
* S = 3 U PosSeq I PosSeq

U =

3 U PosSeq

I = I PosSeq
4 L1L2
* * S = U L1 L 2 ( I L IL ) 1 2

U = U L1 L 2 I = ( I L1 + I L 2 ) / 2

L2L3

S = U L2 L3 (I L 2 I L3 )
* *

U = U L2 L3 I = ( I L2 + I L3 ) / 2

L3L1

S = U L 3 L1 ( I

* L3

I )
* L1

U = U L 3 L1 I = ( I L 3 + I L1 ) / 2

S = 3 U L1 I L 1
*

U =

3 U L1

I = I L1
8 L2

S = 3 U L2 I L2
*

U =

3 U L2

I = IL2
9 L3

S = 3 U L3 I

* L3

U =

3 U L3

S = 3 VC I C
*

I = I L3

* means complex conjugated value

716

Measurements (MMXU)

Chapter 14 Monitoring

It shall be noted that only in the first two operating modes (i.e. 1 & 3) the measurement function calculates exact three-phase power. In other operating modes (i.e. from 3 to 9) it calculates the three-phase power under assumption that the power system is fully symmetrical. Once the complex apparent power is calculated then the P, Q, S, & PF are calculated in accordance with the following formulas:

P = Re( S )
(Equation 100)

Q = Im( S )
(Equation 101)

S = S =

P +Q
2

(Equation 102)

PF = cos = P S
(Equation 103)

Additionally to the power factor value the two binary output signals from the function are provided which indicates the angular relationship between current and voltage phasors. Binary output signal ILAG is set to one when current phasor is lagging behind voltage phasor. Binary output signal ILEAD is set to one when current phasor is leading the voltage phasor. Each analog output has a corresponding supervision level output (X_RANGE). The output signal is an integer in the interval 0-4, see section 1.2.1 "Measurement supervision".

Calibration of analog inputs Measured currents and voltages used in the SVR function can be calibrated to get class 0.5 measuring accuracy. This is achieved by amplitude and angle compensation at 5, 30 and 100% of rated current and voltage. The compensation below 5% and above 100% is constant and linear in between, see example in figure 334.

717

Measurements (MMXU)

Chapter 14 Monitoring

% of Ir -10 IAmpComp5 IAmpComp30 IAmpComp100

Amplitude compensation

Measured current 5 30 0-5%: Constant 5-30-100%: Linear >100%: Constant 100 % of Ir

-10

Degrees -10 IAngComp30 IAngComp5 IAngComp100

Angle compensation

Measured current 5 -10 30 100 % of Ir

en05000652.vsd

Figure 334: Calibration curves The first current and voltage phase in the group signals will be used as reference and the amplitude and angle compensation will be used for related input signals.

Low pass filtering In order to minimize the influence of the noise signal on the measurement it is possible to introduce the recursive, low pass filtering of the measured values for P, Q, S, U, I & power factor. This will make slower measurement response to the step changes in the measured quantity. Filtering is performed in accordance with the following recursive formula:
X = k X Old + (1 k ) X Calculated
(Equation 104)

where: X XOld XCalculated k is a new measured value (i.e. P, Q, S, U, I or PF) to be given out from the function is the measured value given from the measurement function in previous execution cycle is the new calculated value in the present execution cycle is settable parameter by the end user which influence the filter properties

718

Measurements (MMXU)

Chapter 14 Monitoring

Default value for parameter k is 0.00. With this value the new calculated value is immediately given out without any filtering (i.e. without any additional delay). When k is set to value bigger than 0, the filtering is enabled. Appropriate value of k shall be determined separately for every application. Some typical value for k =0.14.

Zero point clamping In order to avoid erroneous measurements when either current or voltage signal is not present, it is possible for the end user to set the magnitude IGenZeroDb level for current and voltage measurement UGenZeroDb is forced to zero. When either current or voltage measurement is forced to zero automatically the measured values for power (i.e. P, Q & S) and power factor are forced to zero as well. Since the measurement supervision functionality, included in the SVR function, is using these values the zero clamping will influence the subsequent supervision (observe the possibility to do zero point clamping within measurement supervision, see section 1.2.1 "Measurement supervision"). Compensation facility In order to compensate for small magnitude and angular errors in the complete measurement chain (i.e. CT error, VT error, IED input transformer errors etc.) it is possible to perform on site calibration of the power measurement. This is achieved by setting the complex constant which is then internally used within the function to multiply the calculated complex apparent power S. This constant is set as magnitude (i.e. setting parameter PowAmpFact, default value 1.000) and angle (i.e. setting parameter PowAngComp, default value 0.0 degrees). Default values for these two parameters are done in such way that they do not influence internally calculated value (i.e. complex constant has default value 1). In this way calibration, for specific operating range (e.g. around rated power) can be done at site. However to perform this calibration it is necessary to have external power meter of the high accuracy class available. Directionality In CT earthing parameter is set as described in section 1 "Analog inputs", active and reactive power will be measured always towards the protected object. This is shown in the following figure 335.

719

Measurements (MMXU)

Chapter 14 Monitoring

Busbar

Protected Object
en05000373.vsd

Figure 335: Internal IED directionality convention for P & Q measurements That practically means that active and reactive power will have positive values when they flow from the busbar towards the protected object and they will have negative values when they flow from the protected object towards the busbar. In some application, like for example when power is measured on the secondary side of the power transformer it might be desirable, from the end client point of view, to have actually opposite directional convention for active and reactive power measurements. This can be easily achieved by setting parameter PowAngComp to value of 180.0 degrees. With such setting the active and reactive power will have positive values when they flow from the protected object towards the busbar.

Frequency Frequency is actually not calculated within measurement block. It is simply obtained from the pre-processing block and then just given out from the measurement block as an output. 1.2.3 Current Phasors (MMXU, CP) The CP function must be connected to three-phase current input in the configuration tool to be operable. Currents handled in the function can be calibrated to get better then class 0.5 measuring accuracy for internal use, on the outputs and IEC 61850. This is achieved by amplitude and angle compensation at 5, 30 and 100% of rated current. The compensation below 5% and above 100% is constant and linear in between, see figure 334 above.
Phase currents (amplitude and angle) are available on the outputs and each amplitude output has a corresponding supervision level output (ILx_RANG). The supervision output signal is an integer in the interval 0-4, see section 1.2.1 "Measurement supervision".

720

Measurements (MMXU)

Chapter 14 Monitoring

1.2.4

Voltage phasors (MMXU, VN and VP) The voltage function must be connected to three-phase voltage input in the configuration tool to be operable. Voltages are handled in the same way as currents when it comes to class 0.5 calibrations, see above.
The voltages (phase or phase-phase voltage, amplitude and angle) are available on the outputs and each amplitude output has a corresponding supervision level output (ULxy_RANG). The supervision output signal is an integer in the interval 0-4, see section 1.2.1 "Measurement supervision".

1.2.5

Sequence quantities (MSQI, CSQ and VSQ) The measurement functions must be connected to three-phase current (CSQ) or voltage (VSQ) input in the configuration tool to be operable. No outputs, but XRANG, are calculated within the measuring block and it is not possible to calibrate the signals. Input signals are obtained from the pre-processing block and transferred to corresponding output.
Positive, negative and three times zero sequence quantities are available on the outputs (voltage and current, amplitude and angle). Each amplitude output has a corresponding supervision level output (X_RANGE). The output signal is an integer in the interval 0-4, see section 1.2.1 "Measurement supervision".

1.3

Function block
The available function blocks of an IED are depending on the actual hardware (TRM) and the logic configuration made in PCM 600.

SVR1CVMMXU I3P U3P S S_RANGE P_INST P P_RANGE Q_INST Q Q_RANGE PF PF_RANGE ILAG ILEAD U U_RANGE I I_RANGE F F_RANGE

en05000772.vsd

Figure 336: SVR function block

721

Measurements (MMXU)

Chapter 14 Monitoring

CP01CMMXU I3P IL1 IL1RANG IL1ANGL IL2 IL2RANG IL2ANGL IL3 IL3RANG IL3ANGL en05000699.vsd

Figure 337: CP function block

VP01VMMXU U3P UL12 UL12RANG UL23 UL23RANG UL31 UL31RANG en05000701.vsd

Figure 338: VP function block

CSQ1CMSQI I3P 3I0 3I0RANG I1 I1RANG I2 I2RANG en05000703.vsd

Figure 339: CS function block

722

Measurements (MMXU)

Chapter 14 Monitoring

VSQ1VMSQI U3P 3U0 3U0RANG U1 U1RANG U2 U2RANG en05000704.vsd

VSQ1VMSQI V3P 3V0 3V0RANG V1 V1RANG V2 V2RANG en05000704_ansi.vsd

Figure 340: VS function block

1.4

Input and output signals

Table 396: Input signals for the CVMMXU (SVR1-) function block
Signal I3P U3P Description Group signal for current input Group signal for voltage input

Table 397: Output signals for the CVMMXU (SVR1-) function block
Signal S S_RANGE P_INST P P_RANGE Q_INST Q Q_RANGE PF PF_RANGE ILAG ILEAD U Description Apparent Power magnitude of deadband value Apparent Power range Active Power Active Power magnitude of deadband value Active Power range Reactive Power Active Power magnitude of deadband value Reactive Power range Power Factor magnitude of deadband value Power Factor range Current is lagging voltage Current is leading voltage Calculate voltage magnitude of deadband value

723

Measurements (MMXU)

Chapter 14 Monitoring

Signal U_RANGE I I_RANGE F F_RANGE

Description Calcuate voltage range Calculated current magnitude of deadband value Calculated current range System frequency magnitude of deadband value System frequency range

Table 398: Input signals for the CMMXU (CP01-) function block
Signal I3P Description Group connection abstract block 1

Table 399: Output signals for the CMMXU (CP01-) function block
Signal IL1 IL1RANG IL1ANGL IL2 IL2RANG IL2ANGL IL3 IL3RANG IL3ANGL Description IL1 Amplitude, magnitude of reported value IL1 Amplitude range IL1 Angle, magnitude of reported value IL2 Amplitude, magnitude of reported value IL2 Amplitude range IL2 Angle, magnitude of reported value IL3 Amplitude, magnitude of reported value IL3 Amplitude range IL3 Angle, magnitude of reported value

Table 400: Input signals for the VNMMXU (VN01-) function block
Signal U3P Description Group connection abstract block 5

Table 401: Output signals for the VNMMXU (VN01-) function block
Signal UL1 UL1RANG UL1ANGL UL2 Description UL1 Amplitude, magnitude of reported value UL1 Amplitude range UL1 Angle, magnitude of reported value UL2 Amplitude, magnitude of reported value

724

Measurements (MMXU)

Chapter 14 Monitoring

Signal UL2RANG UL2ANGL UL3 UL3RANG UL3ANGL

Description UL2 Amplitude range UL2 Angle, magnitude of reported value UL3 Amplitude, magnitude of reported value UL3 Amplitude range UL3 Angle, magnitude of reported value

Table 402: Input signals for the VMMXU (VP01-) function block
Signal U3P Description Group connection abstract block 2

Table 403: Output signals for the VMMXU (VP01-) function block
Signal UL12 UL12RANG UL23 UL23RANG UL31 UL31RANG Description UL12 Amplitude, magnitude of reported value UL12 Amplitude range UL23 Amplitude, magnitude of reported value UL23 Amplitude range UL31 Amplitude, magnitude of reported value UL31 Amplitude range

Table 404: Input signals for the CMSQI (CSQ1-) function block
Signal I3P Description Group connection abstract block 3

Table 405: Output signals for the CMSQI (CSQ1-) function block
Signal 3I0 3I0RANG I1 I1RANG I2 I2RANG Description 3I0 Amplitude, magnitude of reported value 3I0 Amplitude range I1 Amplitude, magnitude of reported value I1 Amplitude range I2 Amplitude, magnitude of reported value I2 Amplitude range

Table 406: Input signals for the VMSQI (VSQ1-) function block
Signal U3P Description Group connection abstract block 4

725

Measurements (MMXU)

Chapter 14 Monitoring

Table 407: Output signals for the VMSQI (VSQ1-) function block
Signal 3U0 3U0RANG U1 U1RANG U2 U2RANG Description 3U0 Amplitude, magnitude of reported value 3U0 Amplitude range U1 Amplitude, magnitude of reported value U1 Amplitude range U2 Amplitude, magnitude of reported value U2 Amplitude range

1.5

Setting parameters
The available setting parameters of the measurement function (MMXU, MSQI) are depending on the actual hardware (TRM) and the logic configuration made in PCM 600.
Table 408: Basic general settings for the CVMMXU (SVR1-) function
Parameter SLowLim SLowLowLim SMin SMax SRepTyp Range 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 Cyclic Dead band Int deadband Step 0.001 0.001 0.001 0.001 Default 0.000 0.000 0.000 1000000000.000 Cyclic Unit VA VA VA VA Description Low limit (physical value) Low Low limit (physical value) Minimum value Maximum value Reporting type

PMin

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband -

-1000000000.000

Minimum value

PMax

1000000000.000

Maximum value

PRepTyp

Cyclic

Reporting type

QMin

-10000000000.000 0.001 10000000000.000 Off On 1 - 99999 1

-1000000000.000

VAr

Minimum value

Operation IBase QMax

Off 3000 1000000000.000

A VAr

Operation Off / On Base setting for current level in A Maximum value

-10000000000.000 0.001 10000000000.000

726

Measurements (MMXU)

Chapter 14 Monitoring

Parameter QRepTyp

Range Cyclic Dead band Int deadband 0.05 - 2000.00 L1, L2, L3 Arone Pos Seq L1L2 L2L3 L3L1 L1 L2 L3 0.000 - 6.000 -180.0 - 180.0

Step -

Default Cyclic

Unit -

Description Reporting type

UBase Mode

0.05 -

400.00 L1, L2, L3

kV -

Base setting for voltage level in kV Selection of measured current and voltage

PowAmpFact PowAngComp

0.001 0.1

1.000 0.0

Deg

Amplitude factor to scale power calculations Angle compensation for phase shift between measured I & U Low pass filter coefficient for power measurement, U and I Minimum value Maximum value Reporting type

0.00 - 1.00

0.01

0.00

PFMin PFMax PFRepTyp

-1.000 - 0.000 0.000 - 1.000 Cyclic Dead band Int deadband

0.001 0.001 -

-1.000 1.000 Cyclic

UMin

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband -

0.000

Minimum value

UMax

400000.000

Maximum value

URepTyp

Cyclic

Reporting type

IMin

-10000000000.000 0.001 10000000000.000

0.000

Minimum value

727

Measurements (MMXU)

Chapter 14 Monitoring

Parameter IMax

Range

Step

Default 1000.000

Unit A

Description Maximum value

-10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband -

IRepTyp

Cyclic

Reporting type

FrMin

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband -

0.000

Hz

Minimum value

FrMax

70.000

Hz

Maximum value

FrRepTyp

Cyclic

Reporting type

Table 409: Advanced general settings for the CVMMXU (SVR1-) function
Parameter SDbRepInt Range 1 - 300 Step 1 Default 10 Unit Type Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value) Hysteresis value in % of range (common for all limits) Cycl: Report interval (s), Db: In % of range, Int Db: In %s Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value)

SZeroDb SHiHiLim SHiLim SLimHyst

0 - 100000 0.000 10000000000.000 0.000 10000000000.000 0.000 - 100.000

1 0.001 0.001 0.001

0 900000000.000 800000000.000 5.000

m% VA VA %

PDbRepInt

1 - 300

10

Type

PZeroDb PHiHiLim

0 - 100000

0 900000000.000

m% W

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000

PHiLim

800000000.000

PLowLim

-800000000.000

Low limit (physical value)

728

Measurements (MMXU)

Chapter 14 Monitoring

Parameter PLowLowLim

Range

Step

Default -900000000.000

Unit W

Description Low Low limit (physical value) Hysteresis value in % of range (common for all limits) Cycl: Report interval (s), Db: In % of range, Int Db: In %s Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 0.000 - 100.000 0.001

PLimHyst

5.000

QDbRepInt

1 - 300

10

Type

QZeroDb QHiHiLim

0 - 100000

0 900000000.000

m% VAr

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 0.000 - 100.000 0.001

QHiLim

800000000.000

VAr

QLowLim

-800000000.000

VAr

Low limit (physical value)

QLowLowLim

-900000000.000

VAr

Low Low limit (physical value) Hysteresis value in % of range (common for all limits) Cycl: Report interval (s), Db: In % of range, Int Db: In %s Zero point clamping in 0,001% of range Zero point clamping in % of Ubase High High limit (physical value) Zero point clamping in % of Ibase High limit (physical value) Low limit (physical value) Low Low limit (physical value) Hysteresis value in % of range (common for all limits) Cycl: Report interval (s), Db: In % of range, Int Db: In %s

QLimHyst

5.000

PFDbRepInt

1 - 300

10

Type

PFZeroDb UGenZeroDb PFHiHiLim IGenZeroDb PFHiLim PFLowLim PFLowLowLim PFLimHyst

0 - 100000 1 - 100 -3.000 - 3.000 1 - 100 -3.000 - 3.000 -3.000 - 3.000 -3.000 - 3.000 0.000 - 100.000

1 1 0.001 1 0.001 0.001 0.001 0.001

0 5 3.000 5 2.000 -2.000 -3.000 5.000

m% % % %

UDbRepInt

1 - 300

10

Type

729

Measurements (MMXU)

Chapter 14 Monitoring

Parameter UZeroDb UHiHiLim

Range 0 - 100000

Step 1

Default 0 460000.000

Unit m% V

Description Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 0.000 - 100.000 0.001

UHiLim

450000.000

ULowLim

380000.000

Low limit (physical value)

ULowLowLim

350000.000

Low Low limit (physical value) Hysteresis value in % of range (common for all limits) Cycl: Report interval (s), Db: In % of range, Int Db: In %s Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value)

ULimHyst

5.000

IDbRepInt

1 - 300

10

Type

IZeroDb IHiHiLim

0 - 100000

0 900.000

m% A

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 0.000 - 100.000 0.001

IHiLim

800.000

ILowLim

-800.000

Low limit (physical value)

ILowLowLim

-900.000

Low Low limit (physical value) Hysteresis value in % of range (common for all limits) Cycl: Report interval (s), Db: In % of range, Int Db: In %s Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value)

ILimHyst

5.000

FrDbRepInt

1 - 300

10

Type

FrZeroDb FrHiHiLim

0 - 100000

0 65.000

m% Hz

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000

FrHiLim

63.000

Hz

730

Measurements (MMXU)

Chapter 14 Monitoring

Parameter FrLowLim

Range

Step

Default 47.000

Unit Hz

Description Low limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 0.000 - 100.000 0.001

FrLowLowLim

45.000

Hz

Low Low limit (physical value) Hysteresis value in % of range (common for all limits) Amplitude factor to calibrate voltage at 5% of Ur Amplitude factor to calibrate voltage at 30% of Ur Amplitude factor to calibrate voltage at 100% of Ur Amplitude factor to calibrate current at 5% of Ir Amplitude factor to calibrate current at 30% of Ir Amplitude factor to calibrate current at 100% of Ir Angle calibration for current at 5% of Ir Angle calibration for current at 30% of Ir Angle calibration for current at 100% of Ir

FrLimHyst

5.000

UAmpComp5 UAmpComp30

-10.000 - 10.000 -10.000 - 10.000

0.001 0.001

0.000 0.000

% %

UAmpComp100

-10.000 - 10.000

0.001

0.000

IAmpComp5 IAmpComp30 IAmpComp100

-10.000 - 10.000 -10.000 - 10.000 -10.000 - 10.000

0.001 0.001 0.001

0.000 0.000 0.000

% % %

IAngComp5 IAngComp30 IAngComp100

-10.000 - 10.000 -10.000 - 10.000 -10.000 - 10.000

0.001 0.001 0.001

0.000 0.000 0.000

Deg Deg Deg

Table 410: Basic general settings for the CMMXU (CP01-) function
Parameter IL1DbRepInt Range 1 - 300 Step 1 Default 10 Unit Type Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s Operation Mode On / Off Base setting for current level in A Maximum value Reporting type

Operation IBase IL1Max IL1RepTyp

Off On 1 - 99999 0.000 10000000000.000 Cyclic Dead band Int deadband

1 0.001 -

Off 3000 1000.000 Cyclic

A A -

731

Measurements (MMXU)

Chapter 14 Monitoring

Parameter IL1AngDbRepInt

Range 1 - 300

Step 1

Default 10

Unit Type

Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s Cycl: Report interval (s), Db: In % of range, Int Db: In %s Maximum value Reporting type

IL2DbRepInt

1 - 300

10

Type

IL2Max IL2RepTyp

0.000 10000000000.000 Cyclic Dead band Int deadband 1 - 300

0.001 -

1000.000 Cyclic

A -

IL2AngDbRepInt

10

Type

Cycl: Report interval (s), Db: In % of range, Int Db: In %s Cycl: Report interval (s), Db: In % of range, Int Db: In %s Maximum value Reporting type

IL3DbRepInt

1 - 300

10

Type

IL3Max IL3RepTyp

0.000 10000000000.000 Cyclic Dead band Int deadband 1 - 300

0.001 -

1000.000 Cyclic

A -

IL3AngDbRepInt

10

Type

Cycl: Report interval (s), Db: In % of range, Int Db: In %s

Table 411: Advanced general settings for the CMMXU (CP01-) function
Parameter IL1ZeroDb IL1HiHiLim IL1HiLim IAmpComp5 IAmpComp30 IL1LowLim IL1LowLowLim IAmpComp100 Range 0 - 100000 0.000 10000000000.000 0.000 10000000000.000 -10.000 - 10.000 -10.000 - 10.000 0.000 10000000000.000 0.000 10000000000.000 -10.000 - 10.000 Step 1 0.001 0.001 0.001 0.001 0.001 0.001 0.001 Default 0 900.000 800.000 0.000 0.000 0.000 0.000 0.000 Unit m% A A % % A A % Description Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value) Amplitude factor to calibrate current at 5% of Ir Amplitude factor to calibrate current at 30% of Ir Low limit (physical value) Low Low limit (physical value) Amplitude factor to calibrate current at 100% of Ir

732

Measurements (MMXU)

Chapter 14 Monitoring

Parameter IAngComp5 IL1Min IAngComp30 IAngComp100 IL1LimHys

Range -10.000 - 10.000 0.000 10000000000.000 -10.000 - 10.000 -10.000 - 10.000 0.000 - 100.000

Step 0.001 0.001 0.001 0.001 0.001

Default 0.000 0.000 0.000 0.000 5.000

Unit Deg A Deg Deg %

Description Angle calibration for current at 5% of Ir Minimum value Angle calibration for current at 30% of Ir Angle calibration for current at 100% of Ir Hysteresis value in % of range and is common for all limits Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value) Low limit (physical value) Low Low limit (physical value) Minimum value Hysteresis value in % of range and is common for all limits Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value) Low limit (physical value) Low Low limit (physical value) Minimum value Hysteresis value in % of range and is common for all limits

IL2ZeroDb IL2HiHiLim IL2HiLim IL2LowLim IL2LowLowLim IL2Min IL2LimHys

0 - 100000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 - 100.000

1 0.001 0.001 0.001 0.001 0.001 0.001

0 900.000 800.000 0.000 0.000 0.000 5.000

m% A A A A A %

IL3ZeroDb IL3HiHiLim IL3HiLim IL3LowLim IL3LowLowLim IL3Min IL3LimHys

0 - 100000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 - 100.000

1 0.001 0.001 0.001 0.001 0.001 0.001

0 900.000 800.000 0.000 0.000 0.000 5.000

m% A A A A A %

733

Measurements (MMXU)

Chapter 14 Monitoring

Table 412: Basic general settings for the VNMMXU (VN01-) function
Parameter UL1DbRepInt Range 1 - 300 Step 1 Default 10 Unit Type Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s Operation Mode On / Off Base setting for voltage level in kV Maximum value Reporting type

Operation UBase UL1Max UL1RepTyp

Off On 0.05 - 2000.00 0.000 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000

0.05 0.001 -

Off 400.00 300000.000 Cyclic

kV V -

UL1LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Cycl: Report interval (s), Db: In % of range, Int Db: In %s Maximum value Reporting type

UL1AnDbRepInt

1 - 300

10

Type

UL2DbRepInt

1 - 300

10

Type

UL2Max UL2RepTyp

0.000 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000

0.001 -

300000.000 Cyclic

V -

UL2LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Cycl: Report interval (s), Db: In % of range, Int Db: In %s Maximum value Reporting type

UL2AnDbRepInt

1 - 300

10

Type

UL3DbRepInt

1 - 300

10

Type

UL3Max UL3RepTyp

0.000 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000

0.001 -

300000.000 Cyclic

V -

UL3LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s

UL3AnDbRepInt

1 - 300

10

Type

734

Measurements (MMXU)

Chapter 14 Monitoring

Table 413: Advanced general settings for the VNMMXU (VN01-) function
Parameter UL1ZeroDb UL1HiHiLim UL1HiLim UL1LowLim UL1LowLowLim UAmpComp100 Range 0 - 100000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 -10.000 - 10.000 Step 1 0.001 0.001 0.001 0.001 0.001 Default 0 260000.000 240000.000 220000.000 200000.000 0.000 Unit m% V V V V % Description Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value) Low limit (physical value) Low Low limit (physical value) Amplitude factor to calibrate voltage at 100% of Ur Minimum value Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value) Low limit (physical value) Low Low limit (physical value) Minimum value Zero point clamping in 0,001% of range High High limit (physical value) High limit (physical value) Low limit (physical value) Low Low limit (physical value) Minimum value

UL1Min UL2ZeroDb UL2HiHiLim UL2HiLim UL2LowLim UL2LowLowLim UL2Min UL3ZeroDb UL3HiHiLim UL3HiLim UL3LowLim UL3LowLowLim UL3Min

0.000 10000000000.000 0 - 100000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0 - 100000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000 0.000 10000000000.000

0.001 1 0.001 0.001 0.001 0.001 0.001 1 0.001 0.001 0.001 0.001 0.001

0.000 0 260000.000 240000.000 220000.000 200000.000 0.000 0 260000.000 240000.000 220000.000 200000.000 0.000

V m% V V V V V m% V V V V V

735

Measurements (MMXU)

Chapter 14 Monitoring

Table 414: Basic general settings for the VMMXU (VP01-) function
Parameter UL12DbRepInt Range 1 - 300 Step 1 Default 10 Unit s,%,% s Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s Operation Mode On / Off

Operation UL12ZeroDb UBase UL12HiHiLim

Off On 0 - 100000 0.05 - 2000.00

1 0.05

On 0 400.00 460000.000

1/1000 Zero point clamping in % 0,001% of range kV V Base setting for voltage level in kV High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10.000 - 10.000 -10.000 - 10.000 0.001 0.001

UL12HiLim

450000.000

UAmpComp5 UAmpComp30

0.000 0.000

% %

Amplitude factor to calibrate voltage at 5% of Ur Amplitude factor to calibrate voltage at 30% of Ur Low limit (physical value)

UL12LowLim

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10.000 - 10.000 0.001

380000.000

UL12LowLowLim

350000.000

Low Low limit (physical value) Amplitude factor to calibrate voltage at 100% of Ur Minimum value

UAmpComp100

0.000

UL12Min

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

0.000

UL12Max

450000.000

Maximum value

UL12RepTyp

Cyclic

Reporting type

UL12LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Reporting type

UL12AnDbRepInt

1 - 300

10

s,%,% s -

UL12AngRepTyp

Cyclic Dead band Int deadband

Cyclic

736

Measurements (MMXU)

Chapter 14 Monitoring

Parameter UL23DbRepInt

Range 1 - 300

Step 1

Default 10

Unit s,%,% s

Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s

UL23ZeroDb UL23HiHiLim

0 - 100000

0 460000.000

1/1000 Zero point clamping in % 0,001% of range V High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

UL23HiLim

450000.000

UL23LowLim

380000.000

Low limit (physical value)

UL23LowLowLim

350000.000

Low Low limit (physical value) Minimum value

UL23Min

0.000

UL23Max

450000.000

Maximum value

UL23RepTyp

Cyclic

Reporting type

UL23LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Reporting type

UL23AnDbRepInt

1 - 300

10

s,%,% s -

UL23AngRepTyp

Cyclic Dead band Int deadband 1 - 300

Cyclic

UL31DbRepInt

10

s,%,% s

Cycl: Report interval (s), Db: In % of range, Int Db: In %s

UL31ZeroDb UL31HiHiLim

0 - 100000

0 460000.000

1/1000 Zero point clamping in % 0,001% of range V High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000

UL31HiLim

450000.000

737

Measurements (MMXU)

Chapter 14 Monitoring

Parameter UL31LowLim

Range

Step

Default 380000.000

Unit V

Description Low limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

UL31LowLowLim

350000.000

Low Low limit (physical value) Minimum value

UL31Min

0.000

UL31Max

450000.000

Maximum value

UL31RepTyp

Cyclic

Reporting type

UL31LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Reporting type

UL31AnDbRepInt

1 - 300

10

s,%,% s -

UL31AngRepTyp

Cyclic Dead band Int deadband

Cyclic

Table 415: Basic general settings for the CMSQI (CSQ1-) function
Parameter 3I0DbRepInt Range 1 - 300 Step 1 Default 10 Unit s,%,% s Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s

3I0ZeroDb 3I0HiHiLim

0 - 100000

0 900.000

1/1000 Zero point clamping in % 0,001% of range A High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000

3I0HiLim

800.000

3I0LowLim

-800.000

Low limit (physical value)

3I0LowLowLim

-900.000

Low Low limit (physical value) Minimum value

3I0Min

0.000

738

Measurements (MMXU)

Chapter 14 Monitoring

Parameter 3I0Max

Range

Step

Default 1000.000

Unit A

Description Maximum value

-10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

3I0RepTyp

Cyclic

Reporting type

3I0LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Operation Mode On / Off Reporting type

3I0AngDbRepInt

1 - 300

10

s,%,% s -

Operation 3I0AngRepTyp

Off On Cyclic Dead band Int deadband 1 - 300

Off Cyclic

I1DbRepInt

10

s,%,% s

Cycl: Report interval (s), Db: In % of range, Int Db: In %s

I1ZeroDb I1HiHiLim

0 - 100000

0 900.000

1/1000 Zero point clamping in % 0,001% of range A High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

I1HiLim

800.000

I1LowLim

-800.000

Low limit (physical value)

I1LowLowLim

-900.000

Low Low limit (physical value) Minimum value

I1Min

0.000

I1Max

1000.000

Maximum value

I1RepTyp

Cyclic

Reporting type

I1LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits

739

Measurements (MMXU)

Chapter 14 Monitoring

Parameter I1AngDbRepInt

Range 1 - 300

Step 1

Default 10

Unit s,%,% s -

Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s Reporting type

I1AngRepTyp

Cyclic Dead band Int deadband 1 - 300

Cyclic

I2DbRepInt

10

s,%,% s

Cycl: Report interval (s), Db: In % of range, Int Db: In %s

I2ZeroDb I2HiHiLim

0 - 100000

0 900.000

1/1000 Zero point clamping in % 0,001% of range A High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

I2HiLim

800.000

I2LowLim

-800.000

Low limit (physical value)

I2LowLowLim

-900.000

Low Low limit (physical value) Minimum value

I2Min

0.000

I2Max

1000.000

Maximum value

I2RepTyp

Cyclic

Reporting type

I2LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Reporting type

I2AngDbRepInt

1 - 300

10

s,%,% s -

I2AngRepTyp

Cyclic Dead band Int deadband

Cyclic

740

Measurements (MMXU)

Chapter 14 Monitoring

Table 416: Basic general settings for the VMSQI (VSQ1-) function
Parameter 3U0DbRepInt Range 1 - 300 Step 1 Default 10 Unit s,%,% s Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s

3U0ZeroDb 3U0HiHiLim

0 - 100000

0 460000.000

1/1000 Zero point clamping in % 0,001% of range V High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

3U0HiLim

450000.000

3U0LowLim

380000.000

Low limit (physical value)

3U0LowLowLim

350000.000

Low Low limit (physical value) Minimum value

3U0Min

0.000

3U0Max

450000.000

Maximum value

3U0RepTyp

Cyclic

Reporting type

3U0LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Operation Mode On / Off Reporting type

3U0AngDbRepInt

1 - 300

10

s,%,% s -

Operation 3U0AngRepTyp

Off On Cyclic Dead band Int deadband 1 - 300

Off Cyclic

U1DbRepInt

10

s,%,% s

Cycl: Report interval (s), Db: In % of range, Int Db: In %s

U1ZeroDb U1HiHiLim

0 - 100000

0 460000.000

1/1000 Zero point clamping in % 0,001% of range V High High limit (physical value)

-10000000000.000 0.001 10000000000.000

741

Measurements (MMXU)

Chapter 14 Monitoring

Parameter U1HiLim

Range

Step

Default 450000.000

Unit V

Description High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

U1LowLim

380000.000

Low limit (physical value)

U1LowLowLim

350000.000

Low Low limit (physical value) Minimum value

U1Min

0.000

U1Max

450000.000

Maximum value

U1RepTyp

Cyclic

Reporting type

U1LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Reporting type

U1AngDbRepInt

1 - 300

10

s,%,% s -

U1AngRepTyp

Cyclic Dead band Int deadband 1 - 300

Cyclic

U2DbRepInt

10

s,%,% s

Cycl: Report interval (s), Db: In % of range, Int Db: In %s

U2ZeroDb U2HiHiLim

0 - 100000

0 460000.000

1/1000 Zero point clamping in % 0,001% of range V High High limit (physical value) High limit (physical value)

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000

U2HiLim

450000.000

U2LowLim

380000.000

Low limit (physical value)

U2LowLowLim

350000.000

Low Low limit (physical value) Minimum value

U2Min

0.000

742

Measurements (MMXU)

Chapter 14 Monitoring

Parameter U2Max

Range

Step

Default 450000.000

Unit V

Description Maximum value

-10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

U2RepTyp

Cyclic

Reporting type

U2LimHys

0.001

5.000

Hysteresis value in % of range and is common for all limits Cycl: Report interval (s), Db: In % of range, Int Db: In %s Reporting type

U2AngDbRepInt

1 - 300

10

s,%,% s -

U2AngRepTyp

Cyclic Dead band Int deadband

Cyclic

1.6

Technical data
Table 417: Measurements (MMXU)
Function Frequency Voltage Range or value (0.95-1.05) fr (0.1-1.5) Ur (0.2-4.0) Ir 0.1 x Ur < U < 1.5 x Ur 0.2 x Ir < I < 4.0 x Ir Reactive power, Q 0.1 x Ur < U < 1.5 x Ur 0.2 x Ir < I < 4.0 x Ir Apparent power, S Power factor, cos () 0.1 x Ur < U < 1.5 x Ur 0.2 x I < I < 4.0 x Ir 0.1 x Ur < U < 1.5 x Ur 0.2 x Ir < I < 4.0 x Ir Accuracy 2.0 mHz 0.5% of Ur at U Ur 0.5% of U at U > Ur Connected current 0.5% of Ir at I Ir 0.5% of I at I > Ir Active power, P 1.0% of Sr at S Sr 1.0% of S at S > Sr 1.0% of Sr at S Sr 1.0% of S at S > Sr 1.0% of Sr at S Sr 1.0% of S at S > Sr 0.02

743

Event counter (GGIO)

Chapter 14 Monitoring

Event counter (GGIO)

Function block name: CNTxANSI number: IEC 61850 logical node name: CNTGGIO IEC 60617 graphical symbol:

2.1

Introduction
The function consists of six counters which are used for storing the number of times each counter input has been activated.

2.2

Principle of operation
The function block has six inputs for increasing the counter values for each of the six counters respectively. The content of the counters are stepped one step for each positive edge of the input respectively. The maximum count up speed is 10 pulses per second. The maximum counter value is 10 000. For counts above 10 000 the counter will stop at 10 000 and no restart will take place. At power interrupt the counter values are stored. The function block also has an input BLOCK. At activation of this input all six counters are blocked. The input can for example be used for blocking the counters at testing. All inputs are configured via PCM 600, CAP531 Application configuration tool.

2.2.1

Reporting The content of the counters can be read in the local HMI. Refer to Operators manual for procedure.
Reset of counters can be performed in the local HMI and a binary input. Refer to Operators manual for procedure. Reading of content can also be performed remotely, for example from MicroSCADA. The value can also be presented as a measuring value on the local HMI graphical display.

2.2.2

Design The function block has six inputs for increasing the counter values for each of the six counters respectively. The content of the counters are stepped one step for each positive edge of the input respectively.
The function block also has an input BLOCK. At activation of this input all six counters are blocked and are not updated. Valid number is held. The function block has an input RESET. At activation of this input all six counters are set to 0.

744

Event counter (GGIO)

Chapter 14 Monitoring

2.3

Function block
CNT1CNTGGIO BLOCK COUNTER1 COUNTER2 COUNTER3 COUNTER4 COUNTER5 COUNTER6 RESET en05000345.vsd

Figure 341: CNT function block

2.4

Input signals
Table 418: Input signals for the CNTGGIO (CNT1-) function block
Signal BLOCK COUNTER1 COUNTER2 COUNTER3 COUNTER4 COUNTER5 COUNTER6 RESET Description Block of function Input for counter1 Input for counter2 Input for counter3 Input for counter4 Input for counter5 Input for counter6 Reset of function

2.5

Setting parameters
The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

2.6

Technical data
Table 419: Event counter (GGIO)
Function Counter value Max. count up speed Range or value 0-10000 10 pulses/s Accuracy -

745

Event function (EV)

Chapter 14 Monitoring

Event function (EV)

Function block name: EVxxANSI number: IEC 61850 logical node name: Event IEC 60617 graphical symbol:

3.1

Introduction
When using a Substation Automation system with LON or SPA communication, time-tagged events can be sent at change or cyclically from the IED to the station level. These events are created from any available signal in the IED that is connected to the Event function block. The event function block is used for LON and SPA communication. Analog and double indication values are also transferred through the event block.

3.2

Principle of operation
The main purpose of the event function block is to generate events when the state or value of any of the connected input signals is in a state, or is undergoing a state transition, for which event generation is enabled. Each event function block has 16 inputs INPUT1 - INPUT16. Each input can be given a name from the CAP configuration tool. The inputs are normally used to create single events, but are also intended for double indication events. The function also has an input BLOCK to block the generation of events. The events that are sent from the IED can originate from both internal logical signals and binary input channels. The internal signals are time-tagged in the main processing module, while the binary input channels are time-tagged directly on the input module. The time-tagging of the events that are originated from internal logical signals have a resolution corresponding to the execution cyclicity of the event function block. The time-tagging of the events that are originated from binary input signals have a resolution of 1 ms. The outputs from the event function block are formed by the reading of status, events and alarms by the station level on every single input. The user-defined name for each input is intended to be used by the station level. All events according to the event mask are stored in a buffer, which contains up to 1000 events. If new events appear before the oldest event in the buffer is read, the oldest event is overwritten and an overflow alarm appears. The events are produced according to the set-event masks. The event masks are treated commonly for both the LON and SPA communication. The event mask can be set individually for each input channel. These settings are available: NoEvents

746

Event function (EV)

Chapter 14 Monitoring

OnSet OnReset OnChange AutoDetect

It is possible to define which part of the event function block that shall generate events. This can be performed individually for the LON and SPA communication respectively. For each communication type these settings are available: Off Channel 1-8 Channel 9-16 Channel 1-16

For LON communication the events normally are sent to station level at change. It is possibly also to set a time for cyclic sending of the events individually for each input channel. To protect the SA system from signals with a high change rate that can easily saturate the event system or the communication subsystems behind it, a quota limiter is implemented. If an input creates events at a rate that completely consume the granted quota then further events from the channel will be blocked. This block will be removed when the input calms down and the accumulated quota reach 66% of the maximum burst quota. The maximum burst quota per input channel equals 3 times the configurable setting MaxEvPerSec.

747

Event function (EV)

Chapter 14 Monitoring

3.3

Function block
EV01Event BLOCK INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 INPUT10 INPUT11 INPUT12 INPUT13 INPUT14 INPUT15 INPUT16 NAME1 NAME2 NAME3 NAME4 NAME5 NAME6 NAME7 NAME8 NAME9 NAME10 NAME11 NAME12 NAME13 NAME14 NAME15 NAME16 en05000697.vsd

3.4

Input and output signals

Table 420: Input signals for the Event (EV01-) function block
Signal BLOCK INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 INPUT10 INPUT11 Description Block of function Input 1 Input 2 Input 3 Input 4 Input 5 Input 6 Input 7 Input 8 Input 9 Input 10 Input 11

748

Event function (EV)

Chapter 14 Monitoring

Signal INPUT12 INPUT13 INPUT14 INPUT15 INPUT16

Description Input 12 Input 13 Input 14 Input 15 Input 16

3.5

Setting parameters
Table 421: Basic general settings for the Event (EV01-) function
Parameter SPAChannelMask Range Off Channel 1-8 Channel 9-16 Channel 1-16 Off Channel 1-8 Channel 9-16 Channel 1-16 NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect Step Default Off Unit Description SPA channel mask

LONChannelMask

Off

LON channel mask

EventMask1

AutoDetect

Reporting criteria for input 1

EventMask2

AutoDetect

Reporting criteria for input 2

EventMask3

AutoDetect

Reporting criteria for input 3

EventMask4

AutoDetect

Reporting criteria for input 4

EventMask5

AutoDetect

Reporting criteria for input 5

749

Event function (EV)

Chapter 14 Monitoring

Parameter EventMask6

Range NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect

Step -

Default AutoDetect

Unit -

Description Reporting criteria for input 6

EventMask7

AutoDetect

Reporting criteria for input 7

EventMask8

AutoDetect

Reporting criteria for input 8

EventMask9

AutoDetect

Reporting criteria for input 9

EventMask10

AutoDetect

Reporting criteria for input 10

EventMask11

AutoDetect

Reporting criteria for input 11

EventMask12

AutoDetect

Reporting criteria for input 12

EventMask13

AutoDetect

Reporting criteria for input 13

EventMask14

AutoDetect

Reporting criteria for input 14

750

Event function (EV)

Chapter 14 Monitoring

Parameter EventMask15

Range NoEvents OnSet OnReset OnChange AutoDetect NoEvents OnSet OnReset OnChange AutoDetect 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600 0 - 3600

Step -

Default AutoDetect

Unit -

Description Reporting criteria for input 15

EventMask16

AutoDetect

Reporting criteria for input 16

MinRepIntVal1 MinRepIntVal2 MinRepIntVal3 MinRepIntVal4 MinRepIntVal5 MinRepIntVal6 MinRepIntVal7 MinRepIntVal8 MinRepIntVal9 MinRepIntVal10 MinRepIntVal11 MinRepIntVal12 MinRepIntVal13 MinRepIntVal14 MinRepIntVal15 MinRepIntVal16

1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1

2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2

s s s s s s s s s s s s s s s s

Minimum reporting interval input 1 Minimum reporting interval input 2 Minimum reporting interval input 3 Minimum reporting interval input 4 Minimum reporting interval input 5 Minimum reporting interval input 6 Minimum reporting interval input 7 Minimum reporting interval input 8 Minimum reporting interval input 9 Minimum reporting interval input 10 Minimum reporting interval input 11 Minimum reporting interval input 12 Minimum reporting interval input 13 Minimum reporting interval input 14 Minimum reporting interval input 15 Minimum reporting interval input 16

751

Measured value expander block

Chapter 14 Monitoring

Measured value expander block

Function block name: XP ANSI number: IEC 61850 logical node name: RANGE_XP IEC 60617 graphical symbol:

4.1

Introduction
The functions MMXU (SVR, CP and VP), MSQI (CSQ and VSQ) and MVGGIO (MV) are provided with measurement supervision functionality. All measured values can be supervised with four settable limits, i.e. low-low limit, low limit, high limit and high-high limit. The measure value expander block (XP) has been introduced to be able to translate the integer output signal from the measuring functions to 5 binary signals i.e. below low-low limit, below low limit, normal, above high-high limit or above high limit. The output signals can be used as conditions in the configurable logic.

4.2

Principle of operation
The input signal must be connected to the RANGE-output of a measuring function block (MMXU, MSQI or MVGGIO). The function block converts the input integer value to five binary output signals according to table 422.
Table 422: Input integer value converted to binary output signals
Measured supervised value is: Output: LOWLOW LOW NORMAL HIGH HIGHHIGH High High High High High below low-low limit between low-low and low limit above between low between high-high and high limit high-high and high limit limit

752

Measured value expander block

Chapter 14 Monitoring

4.3

Function block
XP01RANGE_XP HIGHHIGH HIGH NORMAL LO W LOWLOW en05000346.vsd

RANGE

Figure 342: XP function block

4.4

Input and output signals

Table 423: Input signals for the RANGE_XP (XP01-) function block
Signal RANGE Description Measured value range

Table 424: Output signals for the RANGE_XP (XP01-) function block
Signal HIGHHIGH HIGH NORMAL LOW LOWLOW Description Measured value is above high-high limit Measured value is between high and high-high limit Measured value is between high and low limit Measured value is between low and low-low limit Measured value is below low-low limit

753

Disturbance report (RDRE)

Chapter 14 Monitoring

Disturbance report (RDRE)

Function block name: DRP--, DRA1- DRA4-, IEC 60617 graphical symbol: DRB1- DRB6ANSI number: IEC 61850 logical node name: ABRDRE

5.1

Introduction
Complete and reliable information about disturbances in the primary and/or in the secondary system together with continuous event-logging is accomplished by the disturbance report functionality. The disturbance report, always included in the IED, acquires sampled data of all selected analog input and binary signals connected to the function block i.e. maximum 40 analog and 96 binary signals. The disturbance report functionality is a common name for several functions: Event List (EL) Indications (IND) Event recorder (ER) Trip Value recorder (TVR) Disturbance recorder (DR)

The function is characterized by great flexibility regarding configuration, starting conditions, recording times and large storage capacity. A disturbance is defined as an activation of an input in the DRAx or DRBy function blocks which is set to trigger the disturbance recorder. All signals from start of pre-fault time to the end of post-fault time, will be included in the recording. Every disturbance report recording is saved in the IED in the standard Comtrade format. The same applies to all events, which are continuously saved in a ring-buffer. The Local Human Machine Interface (LHMI) is used to get information about the recordings, but the disturbance report files may be uploaded to the PCM 600 (Protection and Control IED Manager) and further analysis using the disturbance handling tool.

5.2

Principle of operation
The disturbance report (DRP) is a common name for several facilities to supply the operator, analysis engineer, etc. with sufficient information about events in the system. The facilities included in the disturbance report are: General disturbance information

754

Disturbance report (RDRE)

Chapter 14 Monitoring

Indications (IND) Event recorder (ER) Event list (EL) Trip values (phase values) (TVR) Disturbance recorder (DR)

Figure 343 shows the relations among Disturbance Report, included functions and function blocks. EL, ER and IND uses information from the binary input function blocks (DRB1- 6). TVR uses analog information from the analog input function blocks (DRA1-3). The DR function acquires information from both DRAx and DRBx.

DRA1-- 4-

Disturbance Report DRP- -

A4RADR Analog signals

RDRE Trip Value Rec

DRB1-- 6-

Disturbance Recorder

Binary signals

B6RBDR Event List Event Recorder Indications

en05000160.vsd

Figure 343: Disturbance report functions and related function blocks The whole disturbance report can contain information for a number of recordings, each with the data coming from all the parts mentioned above. The event list function is working continuously, independent of disturbance triggering, recording time etc. All information in the disturbance report is stored in non-volatile flash memories. This implies that no information is lost in case of loss of auxiliary power. Each report will get an identification number in the interval from 0-999.

755

Disturbance report (RDRE)

Chapter 14 Monitoring

Disturbance report

Record no. N

Record no. N+1

Record no. N+100

General dist. information

Indications

Trip values

Event recordings

Disturbance recording

Event list

en05000161.vsd

Figure 344: Disturbance report structure Up to 100 disturbance reports can be stored. If a new disturbance is to be recorded when the memory is full, the oldest disturbance report is over-written by the new one. The total recording capacity for the disturbance recorder is depending of sampling frequency, number of analog and binary channels and recording time. The figure 345 shows number of recordings vs total recording time tested for a typical configuration, i.e. in a 50 Hz system its possible to record 100 where the average recording time is 3.4 seconds. The memory limit does not affect the rest of the disturbance report (IND, ER, EL and TVR).

756

Disturbance report (RDRE)

Chapter 14 Monitoring

Number of recordings 100

3,4 s

80

3,4 s 40 analog 96 binary

20 analog 96 binary

60
6,3 s 6,3 s 60 Hz 50 Hz

6,3 s

40

Total recording time 250 300 350 400 s

en05000488.vsd

Figure 345: Number of recordings.

Disturbance information Date and time of the disturbance, the indications, events, fault location and the trip values are available on the local human-machine interface (LHMI). To acquire a complete disturbance report the use of a PC and PCM600 is required. The PC may be connected to the IED-front, rear or remotely via the station bus (Ethernet ports). Indications (IND) Indications is a list of signals that were activated during the total recording time of the disturbance (not time-tagged). (See section 7 "Indications (RDRE)" for more detailed information.) Event recorder (ER) The event recorder may contain a list of up to 150 time-tagged events, which have occurred during the disturbance. The information is available via the LHMI or PCM 600. (See section 8 "Event recorder (RDRE)" for more detailed information.) Event list (EL) The event list may contain a list of totally 1000 time-tagged events. The list information is continuously updated when selected binary signals change state. The oldest data is overwritten. The logged signals may be presented via LHMI or PCM 600. (See section 6 "Event list (RDRE)" for more detailed information.)

757

Disturbance report (RDRE)

Chapter 14 Monitoring

Trip value recorder (TVR) The recorded trip values include phasors of selected analog signals before the fault and during the fault. (See section 9 "Trip value recorder (RDRE)" for more detailed information.) Disturbance recorder (DR) The disturbance recorder records analog and binary signal data before, during and after the fault. (See section 10 "Disturbance recorder (RDRE)" for more detailed information.) Time tagging The IED has a built-in real-time calendar and clock. This function is used for all time tagging within the disturbance report Recording times The disturbance report (DRP) records information about a disturbance during a settable time frame. The recording times are valid for the whole disturbance report. The disturbance recorder (DR), the event recorder (ER) and indication function register disturbance data and events during tRecording, the total recording time.
The total recording time, tRecording, of a recorded disturbance is:
tRecording = PreFaultrecT + tFault + PostFaultrecT or PreFaultrecT + TimeLimit, depending on which criterion stops the current disturbance recording

758

Disturbance report (RDRE)

Chapter 14 Monitoring

Trig point TimeLimit PreFaultRecT PostFaultRecT

3
en05000487.vsd

Table 425: Definitions

PreFaultRecT, 1 tFault, 2 Pre-fault or pre-trigger recording time. The time before the fault including the operate time of the trigger. Use the setting PreFaultRecT to set this time. Fault time of the recording. The fault time cannot be set. It continues as long as any valid trigger condition, binary or analog, persists (unless limited by TimeLimit the limit time). Post fault recording time. The time the disturbance recording continues after all activated triggers are reset. Use the setting PostFaultRecT to set this time. Limit time. The maximum allowed recording time after the disturbance recording was triggered. The limit time is used to eliminate the consequences of a trigger that does not reset within a reasonable time interval. It limits the maximum recording time of a recording and prevents subsequent overwriting of already stored disturbances.Use the setting TimeLimit to set this time.

PostFaultRecT, 3 TimeLimit

Figure 346: The recording times definition

Analog signals Up to 40 analog signals can be selected for recording by the Disturbance recorder and triggering of the Disturbance report function. Out of these 40, 30 are reserved for external analog signals, i.e. signals from the analog input modules (TRM) and line differential communication module (LDCM) via preprocessing function blocks (SMAI) and summation block (Sum3Ph). The last 10 channels may be connected to internally calculated analog signals available as function block output signals (mA input signals, phase differential currents, bias currents etc.).

759

Disturbance report (RDRE)

Chapter 14 Monitoring

PRxxSMAI External analog signals TRM, LDCM SUxx GRPNAME AI1NAME AI2NAME AI3NAME AI4NAME AI3P AI1 AI2 AI3 AI4 AIN

DRA1A1RADR INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 ... A4RADR INPUT31 INPUT32 INPUT33 INPUT34 INPUT35 INPUT36 ... INPUT40
en05000653.vsd

DRA2A2RADR DRA3A3RADR

Internal analog signals T2Dx, T3Dx, REFx, HZDx, L3D, L6D, LT3D, LT6D SVRx, CPxx, VP0x, CSQx, VSQx, MVxx

Figure 347: Analog input function blocks The external input signals will be acquired, filtered and skewed and (after configuration) available as an input signal on the DRAx- function block via the PRxx function block. The information is saved at the Disturbance report base sampling rate (1000 or 1200 Hz). Internally calculated signals are updated according to the cycle time of the specific function. If a function is running at lower speed than the base sampling rate, the Disturbance recorder will use the latest updated sample until a new updated sample is available. If the IED is preconfigured the only tool needed for analog configuration of the Disturbance report is the Signal Matrix Tool (SMT, external signal configuration). In case of modification of a preconfigured IED or general internal configuration the Application Configuration tool within PCM600 is used. The preprocessor function block (PRxx) calculates the residual quantities in cases where only the three phases are connected (AI4-input not used). PRxx makes the information available as a group signal output, phase outputs and calculated residual output (AIN-output). In situations where AI4-input is used as a input signal the corresponding information is available on the non-calculated output (AI4) on the PRxx-block. Connect the signals to the DRAx accordingly. For each of the analog signals, Operation = On means that it is recorded by the disturbance recorder. The trigger is independent of the setting of Operation, and triggers even if operation is set to Off. Both undervoltage and overvoltage can be used as trigger conditions. The same applies for the current signals.

760

Disturbance report (RDRE)

Chapter 14 Monitoring

The analog signals are presented only in the disturbance recording, but they affect the entire disturbance report when being used as triggers.

Binary signals Up to 96 binary signals can be selected to be handled by the disturbance report.The signals can be selected from internal logical and binary input signals. A binary signal is selected to be recorded when:
the corresponding function block is included in the configuration the signal is connected to the input of the function block

Each of the 96 signals can be selected as a trigger of the disturbance report (operationON/OFF). A binary signal can be selected to activate the red LED on the local HMI (setLED=On/Off). The selected signals are presented in the event recorder, event list and the disturbance recording. But they affect the whole disturbance report when they are used as triggers. The indications are also selected from these 96 signals with the LHMI IndicationMask=Show/Hide.

Trigger signals The trigger conditions affect the entire disturbance report, except the event list, which runs continuously. As soon as at least one trigger condition is fulfilled, a complete disturbance report is recorded. On the other hand, if no trigger condition is fulfilled, there is no disturbance report, no indications, and so on. This implies the importance of choosing the right signals as trigger conditions.
A trigger can be of type: Manual trigger Binary-signal trigger Analog-signal trigger (over/under function)

Manual trigger A disturbance report can be manually triggered from the local HMI, from PCM600 or via station bus (IEC61850). When the trigger is activated, the manual trigger signal is generated. This feature is especially useful for testing. Refer to Operators manual for procedure. Binary-signal trigger Any binary signal state (logic one or a logic zero) can be selected to generate a trigger (Triglevel = Trig on 0/Trig on 1). When a binary signal is selected to generate a trigger from a logic zero, the selected signal will not be listed in the indications list of the disturbance report. Analog-signal trigger All analog signals are available for trigger purposes, no matter if they are recorded in the disturbance recorder or not. The settings are OverTrigOp, UnderTrigOp, OverTrigLe and UnderTrigLe.
The check of the trigger condition is based on peak-to-peak values. When this is found, the absolute average value of these two peak values is calculated. If the average value is above the threshold level for an overvoltage or overcurrent trigger, this trigger is indicated with a greater than (>) sign with the user-defined name.

761

Disturbance report (RDRE)

Chapter 14 Monitoring

If the average value is below the set threshold level for an undervoltage or undercurrent trigger, this trigger is indicated with a less than (<) sign with its name. The procedure is separately performed for each channel. This method of checking the analog start conditions gives a function which is insensitive to DC offset in the signal. The operate time for this start is typically in the range of one cycle, 20 ms for a 50 Hz network. All under/over trig signal information is available on the LHMI and PCM600, see table 426 "Output signals for the RDRE (DRP--) function block".

Post Retrigger The disturbance report function does not respond to any new trig condition, during a recording. Under certain circumstances the fault condition may reoccur during the post-fault recording, for instance by automatic reclosing to a still faulty power line.
In order to capture the new disturbance it is possible to allow retriggering (PostRetrig = On)during the post-fault time. In this case a new, complete recording will start and, during a period, run in parallel with the initial recording. When the retrig parameter is disabled (PostRetrig = Off), a new recording will not start until the post-fault (PostFaultrecT or TimeLimit) period is terminated. If a new trig occurs during the post-fault period and lasts longer than the proceeding recording a new complete recording will be fetched. The disturbance report function can handle maximum 3 simultaneous disturbance recordings.

5.3

Function block
DRP-RDRE DRPOFF RECSTART RECMADE CLEARED MEMUSED en05000406.vsd

Figure 348: DRP function block

762

Disturbance report (RDRE)

Chapter 14 Monitoring

DRA1A1RADR INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 INPUT10 NAME1 NAME2 NAME3 NAME4 NAME5 NAME6 NAME7 NAME8 NAME9 NAME10 en05000430.vsd

Figure 349: DRA1 function block, analog inputs, example for DRA1DRA3

DRA4A4RADR INPUT31 INPUT32 INPUT33 INPUT34 INPUT35 INPUT36 INPUT37 INPUT38 INPUT39 INPUT40 NAME31 NAME32 NAME33 NAME34 NAME35 NAME36 NAME37 NAME38 NAME39 NAME40 en05000431.vsd

Figure 350: DRA4 function block, derived analog inputs

763

Disturbance report (RDRE)

Chapter 14 Monitoring

DRB1B1RBDR INPUT 1 INPUT 2 INPUT 3 INPUT 4 INPUT 5 INPUT 6 INPUT 7 INPUT 8 INPUT 9 INPUT 10 INPUT 11 INPUT 12 INPUT 13 INPUT 14 INPUT 15 INPUT 16 NAME1 NAME2 NAME3 NAME4 NAME5 NAME6 NAME7 NAME8 NAME9 NAME10 NAME11 NAME12 NAME13 NAME14 NAME15 NAME16 en05000432.vsd

Figure 351: DRB1 function block, binary inputs, example for DRB1DRB6

5.4

Input and output signals

Table 426: Output signals for the RDRE (DRP--) function block
Signal
DRPOFF RECSTART RECMADE CLEARED MEMUSED

Description
Disturbance report function turned off Disturbance recording started Disturbance recording made All disturbances in the disturbance report cleared More than 80% of memory used

764

Disturbance report (RDRE)

Chapter 14 Monitoring

Table 427: Input signals for the A1RADR (DRA1-) function block
Signal
INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 INPUT10

Description
Group signal for input 1 Group signal for input 2 Group signal for input 3 Group signal for input 4 Group signal for input 5 Group signal for input 6 Group signal for input 7 Group signal for input 8 Group signal for input 9 Group signal for input 10

Table 428: Input signals for the A4RADR (DRA4-) function block
Signal
INPUT31 INPUT32 INPUT33 INPUT34 INPUT35 INPUT36 INPUT37 INPUT38 INPUT39 INPUT40

Description
Analogue channel 31 Analogue channel 32 Analogue channel 33 Analogue channel 34 Analogue channel 35 Analogue channel 36 Analogue channel 37 Analogue channel 38 Analogue channel 39 Analogue channel 40

Table 429: Input signals for the B1RBDR (DRB1-) function block
Signal
INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 INPUT10

Description
Binary channel 1 Binary channel 2 Binary channel 3 Binary channel 4 Binary channel 5 Binary channel 6 Binary channel 7 Binary channel 8 Binary channel 9 Binary channel 10

765

Disturbance report (RDRE)

Chapter 14 Monitoring

Signal
INPUT11 INPUT12 INPUT13 INPUT14 INPUT15 INPUT16

Description
Binary channel 11 Binary channel 12 Binary channel 13 Binary channel 14 Binary channel 15 Binary channel 16

5.5

Setting parameters
Table 430: Basic general settings for the RDRE (DRP--) function
Parameter
Operation PreFaultRecT PostFaultRecT TimeLimit PostRetrig ZeroAngleRef OpModeTest

Range
Off On 0.05 - 1.00 0.1 - 10.0 0.5 - 10.0 Off On 1 - 30 Off On

Step
0.01 0.1 0.1 1 -

Default
Off 0.10 0.5 1.0 Off 1 Off

Unit
s s s Ch -

Description
Operation Off/On Pre-fault recording time Post-fault recording time Fault recording time limit Post-fault retrig enabled (On) or not (Off) Trip value recorder, phasor reference channel Operation mode during test mode

Table 431: Basic general settings for the A1RADR (DRA1-) function
Parameter
Operation01 NomValue01 UnderTrigOp01

Range
Off On 0.0 - 999999.9 Off On 0 - 200

Step
0.1 -

Default
Off 0.0 Off

Unit
-

Description
Operation On/Off Nominal value for analogue channel 1 Use under level trig for analogue cha 1 (on) or not (off) Under trigger level for analogue cha 1 in % of signal Use over level trig for analogue cha 1 (on) or not (off) Over trigger level for analogue cha 1 in % of signal Operation On/Off

UnderTrigLe01

50

OverTrigOp01

Off On 0 - 5000 Off On

Off

OverTrigLe01 Operation02

1 -

200 Off

% -

766

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
NomValue02 UnderTrigOp02

Range
0.0 - 999999.9 Off On 0 - 200

Step
0.1 -

Default
0.0 Off

Unit
-

Description
Nominal value for analogue channel 2 Use under level trig for analogue cha 2 (on) or not (off) Under trigger level for analogue cha 2 in % of signal Use over level trig for analogue cha 2 (on) or not (off) Over trigger level for analogue cha 2 in % of signal Operation On/Off Nominal value for analogue channel 3 Use under level trig for analogue cha 3 (on) or not (off) Under trigger level for analogue cha 3 in % of signal Use over level trig for analogue cha 3 (on) or not (off) Overtrigger level for analogue cha 3 in % of signal Operation On/Off Nominal value for analogue channel 4 Use under level trig for analogue cha 4 (on) or not (off) Under trigger level for analogue cha 4 in % of signal Use over level trig for analogue cha 4 (on) or not (off) Over trigger level for analogue cha 4 in % of signal Operation On/Off Nominal value for analogue channel 5

UnderTrigLe02

50

OverTrigOp02

Off On 0 - 5000 Off On 0.0 - 999999.9 Off On 0 - 200

Off

OverTrigLe02 Operation03 NomValue03 UnderTrigOp03

1 0.1 -

200 Off 0.0 Off

% -

UnderTrigLe03

50

OverTrigOp03

Off On 0 - 5000 Off On 0.0 - 999999.9 Off On 0 - 200

Off

OverTrigLe03 Operation04 NomValue04 UnderTrigOp04

1 0.1 -

200 Off 0.0 Off

% -

UnderTrigLe04

50

OverTrigOp04

Off On 0 - 5000 Off On 0.0 - 999999.9

Off

OverTrigLe04 Operation05 NomValue05

1 0.1

200 Off 0.0

% -

767

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
UnderTrigOp05

Range
Off On 0 - 200

Step
-

Default
Off

Unit
-

Description
Use under level trig for analogue cha 5 (on) or not (off) Under trigger level for analogue cha 5 in % of signal Use over level trig for analogue cha 5 (on) or not (off) Over trigger level for analogue cha 5 in % of signal Operation On/Off Nominal value for analogue channel 6 Use under level trig for analogue cha 6 (on) or not (off) Under trigger level for analogue cha 6 in % of signal Use over level trig for analogue cha 6 (on) or not (off) Over trigger level for analogue cha 6 in % of signal Operation On/Off Nominal value for analogue channel 7 Use under level trig for analogue cha 7 (on) or not (off) Under trigger level for analogue cha 7 in % of signal Use over level trig for analogue cha 7 (on) or not (off) Over trigger level for analogue cha 7 in % of signal Operation On/Off Nominal value for analogue channel 8

UnderTrigLe05

50

OverTrigOp05

Off On 0 - 5000 Off On 0.0 - 999999.9 Off On 0 - 200

Off

OverTrigLe05 Operation06 NomValue06 UnderTrigOp06

1 0.1 -

200 Off 0.0 Off

% -

UnderTrigLe06

50

OverTrigOp06

Off On 0 - 5000 Off On 0.0 - 999999.9 Off On 0 - 200

Off

OverTrigLe06 Operation07 NomValue07 UnderTrigOp07

1 0.1 -

200 Off 0.0 Off

% -

UnderTrigLe07

50

OverTrigOp07

Off On 0 - 5000 Off On 0.0 - 999999.9

Off

OverTrigLe07 Operation08 NomValue08

1 0.1

200 Off 0.0

% -

768

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
UnderTrigOp08

Range
Off On 0 - 200

Step
-

Default
Off

Unit
-

Description
Use under level trig for analogue cha 8 (on) or not (off) Under trigger level for analogue cha 8 in % of signal Use over level trig for analogue cha 8 (on) or not (off) Over trigger level for analogue cha 8 in % of signal Operation On/Off Nominal value for analogue channel 9 Use under level trig for analogue cha 9 (on) or not (off) Under trigger level for analogue cha 9 in % of signal Use over level trig for analogue cha 9 (on) or not (off) Over trigger level for analogue cha 9 in % of signal Operation On/Off Nominal value for analogue channel 10 Use under level trig for analogue cha 10 (on) or not (off) Under trigger level for analogue cha 10 in % of signal Use over level trig for analogue cha 10 (on) or not (off) Over trigger level for analogue cha 10 in % of signal

UnderTrigLe08

50

OverTrigOp08

Off On 0 - 5000 Off On 0.0 - 999999.9 Off On 0 - 200

Off

OverTrigLe08 Operation09 NomValue09 UnderTrigOp09

1 0.1 -

200 Off 0.0 Off

% -

UnderTrigLe09

50

OverTrigOp09

Off On 0 - 5000 Off On 0.0 - 999999.9 Off On 0 - 200

Off

OverTrigLe09 Operation10 NomValue10 UnderTrigOp10

1 0.1 -

200 Off 0.0 Off

% -

UnderTrigLe10

50

OverTrigOp10

Off On 0 - 5000

Off

OverTrigLe10

200

769

Disturbance report (RDRE)

Chapter 14 Monitoring

Table 432: Basic general settings for the A4RADR (DRA4-) function
Parameter
Operation31 NomValue31 UnderTrigOp31

Range
Off On 0.0 - 999999.9 Off On 0 - 200

Step
0.1 -

Default
Off 0.0 Off

Unit
-

Description
Operation On/off Nominal value for analogue channel 31 Use under level trig for analogue cha 31 (on) or not (off) Under trigger level for analogue cha 31 in % of signal Use over level trig for analogue cha 31 (on) or not (off) Over trigger level for analogue cha 31 in % of signal Operation On/off Nominal value for analogue channel 32 Use under level trig for analogue cha 32 (on) or not (off) Under trigger level for analogue cha 32 in % of signal Use over level trig for analogue cha 32 (on) or not (off) Over trigger level for analogue cha 32 in % of signal Operation On/off Nominal value for analogue channel 33 Use under level trig for analogue cha 33 (on) or not (off) Under trigger level for analogue cha 33 in % of signal Use over level trig for analogue cha 33 (on) or not (off)

UnderTrigLe31

50

OverTrigOp31

Off On 0 - 5000

Off

OverTrigLe31

200

Operation32 NomValue32 UnderTrigOp32

Off On 0.0 - 999999.9 Off On 0 - 200

0.1 -

Off 0.0 Off

UnderTrigLe32

50

OverTrigOp32

Off On 0 - 5000

Off

OverTrigLe32

200

Operation33 NomValue33 UnderTrigOp33

Off On 0.0 - 999999.9 Off On 0 - 200

0.1 -

Off 0.0 Off

UnderTrigLe33

50

OverTrigOp33

Off On

Off

770

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
OverTrigLe33

Range
0 - 5000

Step
1

Default
200

Unit
%

Description
Overtrigger level for analogue cha 33 in % of signal Operation On/off Nominal value for analogue channel 34 Use under level trig for analogue cha 34 (on) or not (off) Under trigger level for analogue cha 34 in % of signal Use over level trig for analogue cha 34 (on) or not (off) Over trigger level for analogue cha 34 in % of signal Operation On/off Nominal value for analogue channel 35 Use under level trig for analogue cha 35 (on) or not (off) Under trigger level for analogue cha 35 in % of signal Use over level trig for analogue cha 35 (on) or not (off) Over trigger level for analogue cha 35 in % of signal Operation On/off Nominal value for analogue channel 36 Use under level trig for analogue cha 36 (on) or not (off) Under trigger level for analogue cha 36 in % of signal Use over level trig for analogue cha 36 (on) or not (off)

Operation34 NomValue34 UnderTrigOp34

Off On 0.0 - 999999.9 Off On 0 - 200

0.1 -

Off 0.0 Off

UnderTrigLe34

50

OverTrigOp34

Off On 0 - 5000

Off

OverTrigLe34

200

Operation35 NomValue35 UnderTrigOp35

Off On 0.0 - 999999.9 Off On 0 - 200

0.1 -

Off 0.0 Off

UnderTrigLe35

50

OverTrigOp35

Off On 0 - 5000

Off

OverTrigLe35

200

Operation36 NomValue36 UnderTrigOp36

Off On 0.0 - 999999.9 Off On 0 - 200

0.1 -

Off 0.0 Off

UnderTrigLe36

50

OverTrigOp36

Off On

Off

771

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
OverTrigLe36

Range
0 - 5000

Step
1

Default
200

Unit
%

Description
Over trigger level for analogue cha 36 in % of signal Operation On/off Nominal value for analogue channel 37 Use under level trig for analogue cha 37 (on) or not (off) Under trigger level for analogue cha 37 in % of signal Use over level trig for analogue cha 37 (on) or not (off) Over trigger level for analogue cha 37 in % of signal Operation On/off Nominal value for analogue channel 38 Use under level trig for analogue cha 38 (on) or not (off) Under trigger level for analogue cha 38 in % of signal Use over level trig for analogue cha 38 (on) or not (off) Over trigger level for analogue cha 38 in % of signal Operation On/off Nominal value for analogue channel 39 Use under level trig for analogue cha 39 (on) or not (off) Under trigger level for analogue cha 39 in % of signal Use over level trig for analogue cha 39 (on) or not (off)

Operation37 NomValue37 UnderTrigOp37

Off On 0.0 - 999999.9 Off On 0 - 200

0.1 -

Off 0.0 Off

UnderTrigLe37

50

OverTrigOp37

Off On 0 - 5000

Off

OverTrigLe37

200

Operation38 NomValue38 UnderTrigOp38

Off On 0.0 - 999999.9 Off On 0 - 200

0.1 -

Off 0.0 Off

UnderTrigLe38

50

OverTrigOp38

Off On 0 - 5000

Off

OverTrigLe38

200

Operation39 NomValue39 UnderTrigOp39

Off On 0.0 - 999999.9 Off On 0 - 200

0.1 -

Off 0.0 Off

UnderTrigLe39

50

OverTrigOp39

Off On

Off

772

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
OverTrigLe39

Range
0 - 5000

Step
1

Default
200

Unit
%

Description
Over trigger level for analogue cha 39 in % of signal Operation On/off Nominal value for analogue channel 40 Use under level trig for analogue cha 40 (on) or not (off) Under trigger level for analogue cha 40 in % of signal Use over level trig for analogue cha 40 (on) or not (off) Over trigger level for analogue cha 40 in % of signal

Operation40 NomValue40 UnderTrigOp40

Off On 0.0 - 999999.9 Off On 0 - 200

0.1 -

Off 0.0 Off

UnderTrigLe40

50

OverTrigOp40

Off On 0 - 5000

Off

OverTrigLe40

200

Table 433: Basic general settings for the B1RBDR (DRB1-) function
Parameter
Operation01 TrigLevel01

Range
Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1

Step
-

Default
Off Trig on 1

Unit
-

Description
Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 1 Indication mask for binary channel 1 Set red-LED on HMI for binary channel 1 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 2 Indication mask for binary channel 2 Set red-LED on HMI for binary channel 2 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 3

IndicationMa01 SetLED01 Operation02 TrigLevel02

Hide Off Off Trig on 1

IndicationMa02 SetLED02 Operation03 TrigLevel03

Hide Off Off Trig on 1

773

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
IndicationMa03 SetLED03 Operation04 TrigLevel04

Range
Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1

Step
-

Default
Hide Off Off Trig on 1

Unit
-

Description
Indication mask for binary channel 3 Set red-LED on HMI for binary channel 3 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 4 Indication mask for binary channel 4 Set red-LED on HMI for binary channel 4 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 5 Indication mask for binary channel 5 Set red-LED on HMI for binary channel 5 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 6 Indication mask for binary channel 6 Set red-LED on HMI for binary channel 6 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 7 Indication mask for binary channel 7 Set red-LED on HMI for binary channel 7 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 8

IndicationMa04 SetLED04 Operation05 TrigLevel05

Hide Off Off Trig on 1

IndicationMa05 SetLED05 Operation06 TrigLevel06

Hide Off Off Trig on 1

IndicationMa06 SetLED06 Operation07 TrigLevel07

Hide Off Off Trig on 1

IndicationMa07 SetLED07 Operation08 TrigLevel08

Hide Off Off Trig on 1

774

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
IndicationMa08 SetLED08 Operation09 TrigLevel09

Range
Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1

Step
-

Default
Hide Off Off Trig on 1

Unit
-

Description
Indication mask for binary channel 8 Set red-LED on HMI for binary channel 8 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 9 Indication mask for binary channel 9 Set red-LED on HMI for binary channel 9 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 10 Indication mask for binary channel 10 Set red-LED on HMI for binary channel 10 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 11 Indication mask for binary channel 11 Set red-LED on HMI for binary channel 11 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 12 Indication mask for binary channel 12 Set red-LED on HMI for binary input 12 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 13

IndicationMa09 SetLED09 Operation10 TrigLevel10

Hide Off Off Trig on 1

IndicationMa10 SetLED10 Operation11 TrigLevel11

Hide Off Off Trig on 1

IndicationMa11 SetLED11 Operation12 TrigLevel12

Hide Off Off Trig on 1

IndicationMa12 SetLED12 Operation13 TrigLevel13

Hide Off Off Trig on 1

775

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
IndicationMa13 SetLED13 Operation14 TrigLevel14

Range
Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On Off On Trig on 0 Trig on 1 Hide Show Off On 0 - 255

Step
-

Default
Hide Off Off Trig on 1

Unit
-

Description
Indication mask for binary channel 13 Set red-LED on HMI for binary channel 13 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 14 Indication mask for binary channel 14 Set red-LED on HMI for binary channel 14 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 15 Indication mask for binary channel 15 Set red-LED on HMI for binary channel 15 Trigger operation On/Off Trig on positiv (1) or negative (0) slope for binary inp 16 Indication mask for binary channel 16 Set red-LED on HMI for binary channel 16 Function type for binary channel 1 (IEC -60870-5-103) Function type for binary channel 2 (IEC -60870-5-103) Function type for binary channel 3 (IEC -60870-5-103) Function type for binary channel 4 (IEC -60870-5-103) Function type for binary channel 5 (IEC -60870-5-103)

IndicationMa14 SetLED14 Operation15 TrigLevel15

Hide Off Off Trig on 1

IndicationMa15 SetLED15 Operation16 TrigLevel16

Hide Off Off Trig on 1

IndicationMa16 SetLED16 FUNT1

Hide Off 0

FunT

FUNT2

0 - 255

FunT

FUNT3

0 - 255

FunT

FUNT4

0 - 255

FunT

FUNT5

0 - 255

FunT

776

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
FUNT6

Range
0 - 255

Step
1

Default
0

Unit
FunT

Description
Function type for binary channel 6 (IEC -60870-5-103) Function type for binary channel 7 (IEC -60870-5-103) Function type for binary channel 8 (IEC -60870-5-103) Function type for binary channel 9 (IEC -60870-5-103) Function type for binary channel 10 (IEC -60870-5-103) Function type for binary channel 11 (IEC -60870-5-103) Function type for binary channel 12 (IEC -60870-5-103) Function type for binary channel 13 (IEC -60870-5-103) Function type for binary channel 14 (IEC -60870-5-103) Function type for binary channel 15 (IEC -60870-5-103) Function type for binary channel 16 (IEC -60870-5-103)

FUNT7

0 - 255

FunT

FUNT8

0 - 255

FunT

FUNT9

0 - 255

FunT

FUNT10

0 - 255

FunT

FUNT11

0 - 255

FunT

FUNT12

0 - 255

FunT

FUNT13

0 - 255

FunT

FUNT14

0 - 255

FunT

FUNT15

0 - 255

FunT

FUNT16

0 - 255

FunT

INFNO1

0 - 255

INFNO Information number for binary channel 1 (IEC -60870-5-103) INFNO Information number for binary channel 2 (IEC -60870-5-103) INFNO Information number for binary channel 3 (IEC -60870-5-103) INFNO Information number for binary channel 4 (IEC -60870-5-103) INFNO Information number for binary channel 5 (IEC -60870-5-103)

INFNO2

0 - 255

INFNO3

0 - 255

INFNO4

0 - 255

INFNO5

0 - 255

777

Disturbance report (RDRE)

Chapter 14 Monitoring

Parameter
INFNO6

Range
0 - 255

Step
1

Default
0

Unit

Description

INFNO Information number for binary channel 6 (IEC -60870-5-103) INFNO Information number for binary channel 7 (IEC -60870-5-103) INFNO Information number for binary channel 8 (IEC -60870-5-103) INFNO Information number for binary channel 9 (IEC -60870-5-103) INFNO Information number for binary channel 10 (IEC -60870-5-103) INFNO Information number for binary channel 11 (IEC -60870-5-103) INFNO Information number for binary channel 12 (IEC -60870-5-103) INFNO Information number for binary channel 13 (IEC -60870-5-103) INFNO Information number for binary channel 14 (IEC -60870-5-103) INFNO Information number for binary channel 15 (IEC -60870-5-103) INFNO Information number for binary channel 16 (IEC -60870-5-103)

INFNO7

0 - 255

INFNO8

0 - 255

INFNO9

0 - 255

INFNO10

0 - 255

INFNO11

0 - 255

INFNO12

0 - 255

INFNO13

0 - 255

INFNO14

0 - 255

INFNO15

0 - 255

INFNO16

0 - 255

5.6

Technical data
Table 434: Disturbance report (RDRE)
Function
Pre-fault time Post-fault time Limit time Maximum number of recordings Time tagging resolution Maximum number of analog inputs

Range or value
(0.050.30) s (0.15.0) s (0.56.0) s 100 1 ms 30 + 10 (external + internally derived)

Accuracy
See Table 28: "Time synchronization, time tagging". -

778

Disturbance report (RDRE)

Chapter 14 Monitoring

Function

Range or value

Accuracy
-

Maximum number of binary inputs 96 Maximum number of phasors in the Trip Value recorder per recording 30

Maximum number of indications in 96 a disturbance report Maximum number of events in the 150 Event recording per recording Maximum number of events in the 1000, first in - first out Event list Maximum total recording time (3.4 340 seconds (100 recordings) at 50 Hz, 280 seconds (80 records recording time and maximum number of channels, typical value) ings) at 60 Hz Sampling rate 1 kHz at 50 Hz 1.2 kHz at 60 Hz Recording bandwidth (5-300) Hz

779

Event list (RDRE)

Chapter 14 Monitoring

6
6.1

Event list (RDRE)

Introduction
Continuous event-logging is useful for monitoring of the system from an overview perspective and is a complement to specific disturbance recorder functions. The event list logs all binary input signals connected to the Disturbance report function. The list may contain of up to 1000 time-tagged events stored in a ring-buffer. The event list information is available in the IED and is reported to higher control systems via the station bus together with other logged events in the IED. In absence of any software tool the information seeker may use the local HMI to view the event list.

6.2

Principle of operation
When a binary signal, connected to the disturbance report function, changes status, the event list function stores input name, status and time in the event list in chronological order. The list can contain up to 1000 events from both internal logic signals and binary input channels. If the list is full, the oldest event is overwritten when a new event arrives. The list can be configured to show oldest or newest events first with a setting on the LHMI. The event list function runs continuously, in contrast to the event recorder function, which is only active during a disturbance. The name of the binary input signal that appears in the event recording is the user-defined name assigned when the IED is configured. The same name is used in the disturbance recorder function (DR), indications (IND) and the event recorder function (ER). The event list is stored and managed separate from the disturbance report information (ER, DR, IND, TVR and FL).

6.3

Function block
The object has no function block of its own. It is included in the DRP- block and uses information from the DRBx- block.

6.4

Input signals
The event list logs the same binary input signals as configured for the Disturbance Report function.

780

Event list (RDRE)

Chapter 14 Monitoring

6.5

Technical data
Table 435: Event list (RDRE)
Function
Buffer capacity Resolution Accuracy Maximum number of events in the list

Value
1000 1 ms Depending on time synchronizing

781

Indications (RDRE)

Chapter 14 Monitoring

7
7.1

Indications (RDRE)
Introduction
To get fast, condensed and reliable information about disturbances in the primary and/or in the secondary system it is important to know e.g. binary signals that have changed status during a disturbance. This information is used in the short perspective to get information via the LHMI in a straightforward way. There are three LEDs on the LHMI (green, yellow and red), which will display status information about the IED and the Disturbance Report function (trigged). The Indication list function shows all selected binary input signals connected to the Disturbance Report function that have changed status during a disturbance. The indication information is available for each of the recorded disturbances in the IED and the user may use the Local Human Machine Interface (LHMI) to get the information.

7.2

Principle of operation
The LED indications display this information: Green LED:
Steady light Flashing light Dark In Service Internal fail No power supply

Yellow LED:
Steady light Flashing light A disturbance report is triggered The IED is in test mode or in configuration mode

Red LED:
Steady light Trigged on binary signal N with SetLEDN=On

Indication list: The possible indicated signals are the same as the ones chosen for the disturbance report function and disturbance recorder

782

Indications (RDRE)

Chapter 14 Monitoring

The indication function tracks 0 to 1 changes of binary signals during the recording period of the collection window. This means that constant logic zero, constant logic one or state changes from logic one to logic zero will not be visible in the list of indications. Signals are not time tagged. In order to be recorded in the list of indications the: the signal must be connected to binary input (DRB1-6) function block the DRP parameter Operation must be set On the DRP must be trigged (binary or analog) the input signal must change state from logical 0 to 1 during the recording time.

Indications are selected with the indication mask (IndicationMask) when configuring the binary inputs. The name of the binary input signal that appears in the Indication function is the user-defined name assigned at configuration of the IED. The same name is used in disturbance recorder function (DR), indications (IND) and event recorder function (ER).

7.3

Function block
The object has no function block of its own. It is included in the DRP- block and uses information from the DRBx- block.

7.4

Input signals
The indication function may log the same binary input signals as the Disturbance Report function.

7.5

Technical data
Table 436: Indications
Function
Buffer capacity Maximum number of indications presented for single disturbance

Value
96

Maximum number of recorded distur- 100 bances

783

Event recorder (RDRE)

Chapter 14 Monitoring

8
8.1

Event recorder (RDRE)

Introduction
Quick, complete and reliable information about disturbances in the primary and/or in the secondary system is vital e.g. time tagged events logged during disturbances. This information is used for different purposes in the short term (e.g. corrective actions) and in the long term (e.g. Functional Analysis). The event recorder logs all selected binary input signals connected to the Disturbance Report function. Each recording can contain up to 150 time-tagged events. The event recorder information is available for the disturbances locally in the IED. The information may be uploaded to the PCM 600 (Protection and Control IED Manager) and further analyzed using the Disturbance Handling tool. The event recording information is an integrated part of the disturbance record (Comtrade file).

8.2

Principle of operation
When one of the trig conditions for the disturbance report is activated, the event recorder logs every status change in the 96 selected binary signals. The events can be generated by both internal logical signals and binary input channels. The internal signals are time-tagged in the main processor module, while the binary input channels are time-tagged directly in each I/O module. The events are collected during the total recording time (pre-, post-fault and limit time), and are stored in the disturbance report flash memory at the end of each recording. In case of overlapping recordings, due to PostRetrig = On and a new trig signal appears during post-fault time, events will be saved in both recording files. The name of the binary input signal that appears in the event recording is the user-defined name assigned when configuring the IED. The same name is used in the disturbance recorder function (DR), indications (IND) and event recorder function (ER). The event record is stored as a part of the disturbance report information (ER, DR, IND, TVR and FL) and managed via the LHMI or PCM 600.

8.3

Function block
The object has no function block of its own. It is included in the DRP- block and uses information from the DRBx- block.

8.4

Input signals
The event recorder function logs the same binary input signals as the Disturbance Report function.

784

Event recorder (RDRE)

Chapter 14 Monitoring

8.5

Technical data
Table 437: Event recorder (RDRE)
Function
Buffer capacity

Value
Maximum number of events in disturbance report 150 Maximum number of disturbance reports 100 1 ms Depending on time synchronizing

Resolution Accuracy

785

Trip value recorder (RDRE)

Chapter 14 Monitoring

9
9.1

Trip value recorder (RDRE)

Introduction
Information about the pre-fault and fault values for currents and voltages are vital for the disturbance evaluation. The Trip value recorder calculates the values of all selected analog input signals connected to the Disturbance report function. The result is magnitude and phase angle before and during the fault for each analog input signal. The trip value recorder information is available for the disturbances locally in the IED. The information may be uploaded to the PCM 600 (Protection and Control IED Manager) and further analyzed using the Disturbance Handling tool. The trip value recorder information is an integrated part of the disturbance record (Comtrade file).

9.2

Principle of operation
The trip value recorder (TVR) calculates and presents both fault and pre-fault amplitudes as well as the phase angles of all the selected analog input signals. The parameter ZeroAngleRef points out which input signal is used as the angle reference. The calculated data is input information to the fault locator (FL). When the disturbance report function is triggered the sample for the fault interception is searched for, by checking the non-periodic changes in the analog input signals. The channel search order is consecutive, starting with the analog input with the lowest number. When a starting point is found, the Fourier estimation of the pre-fault values of the complex values of the analog signals starts 1.5 cycle before the fault sample. The estimation uses samples during one period. The post-fault values are calculated using the Recursive Least Squares (RLS) method. The calculation starts a few samples after the fault sample and uses samples during 1/2 - 2 cycles depending on the shape of the signals. If no starting point is found in the recording, the disturbance report trig sample is used as the start sample for the Fourier estimation. The estimation uses samples during one cycle before the trig sample. In this case the calculated values are used both as pre-fault and fault values. The name of the analog input signal that appears in the Trip value recorder function is the user-defined name assigned when the IED is configured. The same name is used in the Disturbance recorder function (DR). The trip value record is stored as a part of the disturbance report information (ER, DR, IND, TVR and FLOC) and managed in via the LHMI or PCM 600.

9.3

Function block
The object has no function block of its own. It is included in the DRP- block and uses information from the DRBx- block.

786

Trip value recorder (RDRE)

Chapter 14 Monitoring

9.4

Input signals
The trip value recorder function uses analog input signals connected to DRA1-3 (not DRA4).

9.5

Technical data
Table 438: Trip value recorder (RDRE)
Function
Buffer capacity Maximum number of analog inputs Maximum number of disturbance reports

Value
30 100

787

Disturbance recorder (RDRE)

Chapter 14 Monitoring

10
10.1

Disturbance recorder (RDRE)

Introduction
The Disturbance Recorder function supplies fast, complete and reliable information about disturbances in the power system. It facilitates understanding system behavior and related primary and secondary equipment during and after a disturbance. Recorded information is used for different purposes in the short perspective (e.g. corrective actions) and long perspective (e.g. Functional Analysis). The Disturbance Recorder acquires sampled data from all selected analog input and binary signals connected to the Disturbance Report function (maximum 40 analog and 96 binary signals). The binary signals are the same signals as available under the event recorder function. The function is characterized by great flexibility and is not dependent on the operation of protection functions. It can record disturbances not detected by protection functions. The disturbance recorder information for the last 100 disturbances are saved in the IED and the Local Human Machine Interface (LHMI) is used to view the list of recordings. The disturbance recording information can be uploaded to the PCM 600 (Protection and Control IED Manager) and further analyzed using the Disturbance Handling tool.

10.2

Principle of operation
Disturbance recording (DR) is based on the acquisition of binary and analog signals. The binary signals can be either true binary input signals or internal logical signals generated by the functions in the IED. The analog signals to be recorded are input channels from the Transformer Input Module (TRM), Line Differential communication Module (LDCM) through the Signal Matrix Analog Input (SMAI) and possible summation (Sum3Ph) function blocks and some internally derived analog signals. For details, refer to section 5 "Disturbance report (RDRE)". DR collects analog values and binary signals continuously, in a cyclic buffer. The pre-fault buffer operates according to the FIFO principle; old data will continuously be overwritten as new data arrives when the buffer is full. The size of this buffer is determined by the set pre-fault recording time. Upon detection of a fault condition (triggering), the disturbance is time tagged and the data storage continues in a post-fault buffer. The storage process continues as long as the fault condition prevails - plus a certain additional time. This is called the post-fault time and it can be set in the disturbance report. The above mentioned two parts form a disturbance recording. The whole memory, intended for disturbance recordings, acts as a cyclic buffer and when it is full, the oldest recording is overwritten. The last 100 recordings are stored in the IED. The time tagging refers to the activation of the trigger that starts the disturbance recording. A recording can be trigged by, manual start, binary input and/or from analog inputs (over-/underlevel trig).

788

Disturbance recorder (RDRE)

Chapter 14 Monitoring

A user-defined name for each of the signals can be set. These names are common for all functions within the disturbance report functionality.

10.2.1

Memory and storage When a recording is completed, a post recording processing occurs.
This post-recording processing comprises: Saving the data for analog channels with corresponding data for binary signals Add relevant data to be used by the Disturbance Handling tool (part of PCM 600) Compression of the data, which is performed without losing any data accuracy Storing the compressed data in a non-volatile memory (flash memory)

The recorded disturbance is now ready for retrieval and evaluation. The recording files comply with the Comtrade standard IEC 60255-24 and are divided into three files; a header file (HDR), a configuration file (CFG) and a data file (DAT). The header file (optional in the standard) contains basic information about the disturbance i.e. information from the Disturbance Report functions (ER, TVR). The Disturbance Handling tool use this information and present the recording in a user-friendly way. General: Station name, object name and unit name Date and time for the trig of the disturbance Record number Sampling rate Time synchronization source Recording times Activated trig signal Active setting group

Analog: Signal names for selected analog channels Information e.g. trig on analog inputs Primary and secondary instrument transformer rating Over- or Undertrig: level and operation Over- or Undertrig status at time of trig CT direction

Binary: Signal names Status of binary input signals

789

Disturbance recorder (RDRE)

Chapter 14 Monitoring

The configuration file is a mandatory file containing information needed to interpret the data file. For example sampling rate, number of channels, system frequency, channel info etc. The data file, which also is mandatory, containing values for each input channel for each sample in the record (scaled value). The data file also contains a sequence number and time stamp for each set of samples.

10.2.2

IEC 60870-5-103 The communication protocol IEC 60870-5-103 may be used to poll disturbance recordings from the IED to a master (i.e. station HSI). The standard describes how to handle 8 disturbance recordings, 8 analog channels (4 currents and 4 voltages) using the public range and binary signals.
The last 8 recordings, out of maximum 100, are available for transfer to the master. When the last one is transferred and acknowledged new recordings in the IED will appear, in the master points of view (even if they already where stored in the IED). To be able to report 40 analog channels from the IED using IEC 60870-5-103 the first 8 channels are placed in the public range and the next 32 are placed in the private range. To comply the standard the first 8 must be configured according to table 439.
Table 439: Configuration of analog channels
Signal
IL1 IL2 IL3 IN UL1 UL2 UL3 UN

Disturbance recorder
DRA1 DRA1 DRA1 DRA1 DRA1 DRA1 DRA1 DRA1 INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8

The binary signals connected to DRB1-DRB6 are reported by polling. The function blocks include function type and information number.

10.3

Function block
The object has no function block of its own. It is included in the DRP-, DRAx and DRBxblock.

10.4

Input and output signals

For signals see section, in Disturbance report, 5.4.

790

Disturbance recorder (RDRE)

Chapter 14 Monitoring

10.5

Setting parameters
For Setting parameters see table 430 - table 433.

10.6

Technical data
Table 440: Disturbance recorder (RDRE)
Function
Buffer capacity Maximum number of analog inputs Maximum number of binary inputs Maximum number of disturbance reports Maximum total recording time (3.4 s recording time and maximum number of channels, typical value)

Value
40 96 100 340 seconds (100 recordings) at 50 Hz 280 seconds (80 recordings) at 60 Hz

791

Disturbance recorder (RDRE)

Chapter 14 Monitoring

792

About this chapter

Chapter 15 Metering

Chapter 15 Metering
About this chapter This chapter describes among others, Pulse counter logic which is a function used to meter externally generated binary pulses. The way the functions work, their setting parameters, function blocks, input and output signals, and technical data are included for each function.

793

Pulse counter logic (GGIO)

Chapter 15 Metering

Pulse counter logic (GGIO)

Function block name: PCx-ANSI number: IEC 61850 logical node name:
PCGGIO

IEC 60617 graphical symbol:

1.1

Introduction
The pulse counter logic function counts externally generated binary pulses, for instance pulses coming from an external energy meter, for calculation of energy consumption values. The pulses are captured by the binary input module and then read by the pulse counter function. A scaled service value is available over the station bus. The special Binary input module with enhanced pulse counting capabilities must be ordered to achieve this functionality.

1.2

Principle of operation
The registration of pulses is done for positive transitions (0->1) on one of the 16 binary input channels located on the Binary Input Module (BIM). Pulse counter values are sent to the station HMI with predefined cyclicity without reset. The integration time period can be set in the range from 30 seconds to 60 minutes and is synchronized with absolute system time. Interrogation of additional pulse counter values can be done with a command (intermediate reading) for a single counter. All active counters can also be read by the LON General Interrogation command (GI) or IEC 61850. The pulse counter in REx670 supports unidirectional incremental counters. That means only positive values are possible. The counter uses a 32 bit format, that is, the reported value is a 32-bit, signed integer with a range 0...+2147483647. The counter is reset at initialization of the IED. The reported value to station HMI over the station bus contains Identity, Value, Time, and Pulse Counter Quality. The Pulse Counter Quality consists of: Invalid (board hardware error or configuration error) Wrapped around Blocked Adjusted

The transmission of the counter value by SPA can be done as a service value, that is, the value frozen in the last integration cycle is read by the station HMI from the database. The pulse counter function updates the value in the database when an integration cycle is finished and ac-

794

Pulse counter logic (GGIO)

Chapter 15 Metering

tivates the NEW_VAL signal in the function block. This signal can be connected to an Event function block, be time tagged, and transmitted to the station HMI. This time corresponds to the time when the value was frozen by the function.

Note!
The pulse counter function requires a binary input card, BIMp, that is specially adapted to the pulse counter function.

Figure 352 shows the pulse counter function block with connections of the inputs and outputs.

SingleCmdFunc OUTx SingleCmdFunc OUTx I/O-module Pulse INPUT OUT Pulse length >1s

Reset counter

PulseCounter BLOCK INVALID RESTART READ_VAL BLOCKED NEW_VAL BI_PULSE RS_CNT NAME SCAL_VAL

EVENT INPUT1 INPUT2 INPUT3 INPUT4

IEC EVENT

SMS settings 1.Operation = Off/On 2.tReporting = 0s...60min 3.Event Mask = No Events/Report Events 4.Scale = 1-90000

Database Pulse counter value: 0...2147483647

en05000744.vsd

Figure 352: Overview of the pulse counter function The BLOCK and READ_VAL inputs can be connected to Single Command blocks, which are intended to be controlled either from the station HMI or/and the local HMI. As long as the BLOCK signal is set, the pulse counter is blocked. The signal connected to READ_VAL performs one additional reading per positive flank. The signal must be a pulse with a length >1 second. The BI_PULSE input is connected to the used input of the function block for the Binary Input Module (BIM). The NAME input is used for a user-defined name with up to 13 characters. The RS_CNT input is used for resetting the counter. Each pulse counter function block has four binary output signals that can be connected to an Event function block for event recording: INVALID, RESTART, BLOCKED and NEW_VAL. The SCAL_VAL signal can be connected to the IEC Event function block.

795

Pulse counter logic (GGIO)

Chapter 15 Metering

The INVALID signal is a steady signal and is set if the Binary Input Module, where the pulse counter input is located, fails or has wrong configuration. The RESTART signal is a steady signal and is set when the reported value does not comprise a complete integration cycle. That is, in the first message after IED start-up, in the first message after deblocking, and after the counter has wrapped around during last integration cycle. The BLOCKED signal is a steady signal and is set when the counter is blocked. There are two reasons why the counter is blocked: The BLOCK input is set, or The Binary Input Module, where the counter input is situated, is inoperative.

The NEW_VAL signal is a pulse signal. The signal is set if the counter value was updated since last report. The SCAL_VAL signal consists of value, time and status information.

1.3

Function block
PC01PCGGIO BLOCK READ_VAL BI_PULSE RS_CNT NAME INVALID RESTART BLOCKED NEW_VAL SCAL_VAL en05000709.vsd

Figure 353: PC function block

1.4

Input and output signals

Table 441: Input signals for the PCGGIO (PC01-) function block
Signal
BLOCK READ_VAL BI_PULSE RS_CNT

Description
Block of function Initiates an additional pulse counter reading Connect binary input channel for metering Resets pulse counter value

796

Pulse counter logic (GGIO)

Chapter 15 Metering

Table 442: Output signals for the PCGGIO (PC01-) function block
Signal
INVALID RESTART BLOCKED NEW_VAL SCAL_VAL

Description
The pulse counter value is invalid The reported value does not comprise a complete integration cycle The pulse counter function is blocked A new pulse counter value is generated Scaled value with time and status information

1.5

Setting parameters
Table 443: Basic general settings for the PCGGIO (PC01-) function
Parameter
Operation EventMask

Range
Off On NoEvents ReportEvents Off RisingEdge Falling edge OnChange 1.000 - 90000.000

Step
-

Default
Off NoEvents

Unit
-

Description
Operation Off/On Report mask for analog events from pulse counter Pulse counter criteria

CountCriteria

RisingEdge

Scale

0.001

1.000

Scaling value for SCAL_VAL output to unit per counted value Measured quantity for SCAL_VAL output

Quantity

Count ActivePower ApparentPower ReactivePower ActiveEnergy ApparentEnergy ReactiveEnergy 0 - 3600

Count

tReporting

60

Cycle time for reporting of counter value

1.6

Technical data
Table 444: Pulse counter logic (GGIO)
Function
Input frequency Cycle time for report of counter value

Setting range
See Binary Input Module (BIM) (03600) s

Accuracy
-

797

Energy metering and demand handling (MMTR)

Chapter 15 Metering

Energy metering and demand handling (MMTR)

Function block name: ETPx ANSI number: IEC 61850 logical node name:
ETPMMTR

IEC 60617 graphical symbol:

2.1

Introduction
Outputs from measurement function (MMXU) can be used to calculate energy. Active as well as reactive values are calculated in import respectively export direction. Values can be read or generated as pulses. Maximum demand power values are also calculated by the function.

2.2

Principle of operation
The instantaneous values outputs of active and reactive power from the Measurements (CVMMXU) function block are used and integrated over a selected time tEnergy to measure the integrated energy. The energy values are presented as communication outputs but also as pulsed output which can be connected to a pulse counter. Values are in Ws resp Vars. Outputs are available for forward as well as reverse direction. The accumulated energy values can be reset from the HMI reset menu or with input RSTACC. The maximum demand values for active and reactive power are calculated for the set time tEnergy and the maximum value is stored in a register available over communication and from outputs MAXPAFD, MAXPARD, MAXRAFD, MAXRARD for the active and reactive power forward and reverse direction until reset with input RSTDMD or from the LHMI reset menu.

SVR1 CVMMXU

ETP1 ETPMMTR
PINST QINST P Q

TRUE FALSE FALSE

STACC RSTACC RSTDMD

en07000121.vsd

Figure 354: Connection of the energy metering function to the outputs of the measuring function

798

Energy metering and demand handling (MMTR)

Chapter 15 Metering

2.3

Function block
ETP1ETPMMTR P Q STACC RSTACC RSTDMD ACCST EAFPULSE EARPULSE ERFPULSE ERRPULSE EAFALM EARALM ERFALM ERRALM EAFACC EARACC ERFACC ERRACC MAXPAFD MAXPARD MAXPRFD MAXPRRD en07000120.vsd

Figure 355: ETP function block

2.4

Input and output signals

Table 445: Input signals for the ETPMMTR (ETP1-) function block
Signal
P Q STACC RSTACC RSTDMD

Description
Measured active power Measured reactive power Start to accumulate energy values Reset accumulated energy values. Level sensitive used by ch: reset maximum demand

Table 446: Output signals for the ETPMMTR (ETP1-) function block
Signal
ACCST EAFPULSE EARPULSE ERFPULSE ERRPULSE EAFALM EARALM ERFALM

Description
Start of accumulating energy values. Accumulated forward active energy pulse Accumulated reverse active energy pulse Accumulated forward reactive energy pulse Accumulated reverse reactive energy pulse Alarm for active forward energy exceed limit in set interval Alarm for active reverse energy exceed limit in set interval Alarm for reactive forward energy exceed limit in set interval

799

Energy metering and demand handling (MMTR)

Chapter 15 Metering

Signal
ERRALM EAFACC EARACC ERFACC ERRACC MAXPAFD MAXPARD MAXPRFD MAXPRRD

Description
Alarm for reactive reverse energy exceed limit in set interval Accumulated forward active energy value in KWh Accumulated reverse active energy value in kWh Accumulated forward reactive energy value in kVArh Accumulated reverse reactive energy value in kVArh Maximum forward active power demand value for set interval Maximum reverse active power demand value for set interval Maximum forward reactive power demand value for set interval Maximum reactive power demand value in reverse direction

2.5

Setting parameters
Table 447: Basic general settings for the ETPMMTR (ETP1-) function
Parameter
Operation StartAcc tEnergy

Range
Off On Off On 1 Minute 5 Minutes 10 Minutes 15 Minutes 30 Minutes 60 Minutes 180 Minutes 0.000 - 60.000 0.000 - 60.000 0.001 - 10000.000

Step
-

Default
Off Off 1 Minute

Unit
-

Description
Operation Off/On Activate the accumulation of energy values Time interval for energy calculation

tEnergyOnPls tEnergyOffPls EAFAccPlsQty

0.001 0.001 0.001

1.000 0.500 100.000

s s MWh

Energy accumulated pulse ON time in secs Energy accumulated pulse OFF time in secs Pulse quantity for active forward accumulated energy value Pulse quantity for active reverse accumulated energy value

EARAccPlsQty

0.001 - 10000.000

0.001

100.000

MWh

ERFAccPlsQty

0.001 - 10000.000

0.001

100.000

MVArh Pulse quantity for reactive forward accumulated energy value MVArh Pulse quantity for reactive reverse accumulated energy value

ERVAccPlsQty

0.001 - 10000.000

0.001

100.000

800

Energy metering and demand handling (MMTR)

Chapter 15 Metering

Table 448: Advanced general settings for the ETPMMTR (ETP1-) function
Parameter EALim ERLim DirEnergyAct DirEnergyReac Range 0.001 10000000000.000 0.001 10000000000.000 Forward Reverse Forward Reverse Off On 0.001 - 10000.000 0.001 - 10000.000 0.000 - 10000.000 0.000 - 10000.000 0.000 - 10000.000 0.000 - 10000.000 Step 0.001 0.001 Default 1000000.000 1000.000 Forward Forward Unit MWh Description Active energy limit

MVArh Reactive energy limit Direction of active energy flow Forward/Reverse Direction of reactive energy flow Forward/Reverse Enable of zero point clamping detection function Zero point clamping level at active Power Zero point clamping level at reactive Power Preset Initial value for forward active energy Preset Initial value for reverse active energy

EnZeroClamp

On

LevZeroClampP LevZeroClampQ EAFPrestVal EARPrestVal ERFPresetVal ERVPresetVal

0.001 0.001 0.001 0.001 0.001 0.001

10.000 10.000 0.000 0.000 0.000 0.000

MW MVAr MWh MWh

MVArh Preset Initial value for forward reactive energy MVArh Preset Initial value for reverse reactive energy

801

Energy metering and demand handling (MMTR)

Chapter 15 Metering

802

About this chapter

Chapter 16 Station communication

Chapter 16 Station communication

About this chapter This chapter describes the functions and protocols used on the interfaces to the substation automation and substation monitoring buses. The way these work, their setting parameters, function blocks, input and output signals and technical data are included for each function.

803

Overview

Chapter 16 Station communication

Overview
Each IED is provided with a communication interface, enabling it to connect to one or many substation level systems or equipment, either on the Substation Automation (SA) bus or Substation Monitoring (SM) bus. Following communication protocols are available: IEC 61850-8-1 communication protocol LON communication protocol SPA or IEC 60870-5-103 communication protocol DNP3.0 communication protocol

Theoretically, several protocols can be combined in the same IED.

804

IEC 61850-8-1 communication protocol

Chapter 16 Station communication

2
2.1
2.1.1

IEC 61850-8-1 communication protocol

Generic single point function block (SPGGIO)
Introduction The SPGGIO function block is used to send one single logical signal to other systems or equipment in the substation. Principle of operation Upon receiving a signal at its input, the SPGGIO function block will send the signal over IEC 61850-8-1 to the equipment or system that requests this signal. To be able to get the signal, one must use other tools, described in the Application Manual, Chapter 2: Engineering of the IED and define which function block in which equipment or system should receive this information. Function block
SP01SPGGIO BLOCK IN NAME en07000124.vsd

2.1.2

2.1.3

Figure 356: SP function block

805

IEC 61850-8-1 communication protocol

Chapter 16 Station communication

MP01SP16GGIO BLOCK IN1 IN2 IN3 IN4 IN5 IN6 IN7 IN8 IN9 IN10 IN11 IN12 IN13 IN14 IN15 IN16 NAME1 NAME2 NAME3 NAME4 NAME5 NAME6 NAME7 NAME8 NAME9 NAME10 NAME11 NAME12 NAME13 NAME14 NAME15 NAME16 NAMEOR

en07000125.vsd

Figure 357: MP function block 2.1.4 Input and output signals

Table 449: Input signals for the SPGGIO (SP01-) function block
Signal IN Description Input status

Table 450: Input signals for the SP16GGIO (MP01-) function block
Signal BLOCK IN1 IN2 IN3 IN4 IN5 IN6 Description Block of function Input 1 status Input 2 status Input 3 status Input 4 status Input 5 status Input 6 status

806

IEC 61850-8-1 communication protocol

Chapter 16 Station communication

Signal IN7 IN8 IN9 IN10 IN11 IN12 IN13 IN14 IN15 IN16

Description Input 7 status Input 8 status Input 9 status Input 10 status Input 11 status Input 12 status Input 13 status Input 14 status Input 15 status Input 16 status

Table 451: Output signals for the SP16GGIO (MP01-) function block
Signal NAMEOR Description User define string for logic OR output signal

2.1.5

Setting parameters The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

2.2
2.2.1

Generic double point function block (DPGGIO)

Introduction The DPGGIO function block is used to send three logical signals to other systems or equipment in the substation. It is especially conceived to be used in the interlocking and reservation station-wide logics. Principle of operation Upon receiving the input signals, the DPGGIO function block will send the signals over IEC 61850-8-1 to the equipment or system that requests these signals. To be able to get the signals, one must use other tools, described in the Application Manual, Chapter 2: Engineering of the IED and define which function block in which equipment or system should receive this information.

2.2.2

807

IEC 61850-8-1 communication protocol

Chapter 16 Station communication

2.2.3

Function block
DP01DPGGIO OPEN CLOSE VALID en05000771.vsd

Figure 358: DP function block 2.2.4 Input and output signals

Table 452: Input signals for the DPGGIO (DP01-) function block
Signal OPEN CLOSE VALID Description Open indication Close indication Valid indication

2.2.5

Setting parameters The function does not have any parameters available in Local HMI or Protection and Control IED Manager (PCM 600)

2.3
2.3.1

Generic measured values function block (MVGGIO)

Introduction The MVGGIO function block is used to send the instantaneous value of an analog output to other systems or equipment in the substation. It can also be used inside the same IED, to attach a RANGE aspect to an analog value and to permit measurement supervision on that value. Principle of operation Upon receiving an analog signal at its input, the MVGGIO block will give the instantaneous value of the signal and the range, as output values. In the same time, it will send over IEC61850-8-1 the value and the deadband, to other equipment or systems in the substation. Function block
MV01MVGGIO IN VALUE RANGE en05000408.vsd

2.3.2

2.3.3

Figure 359: MV function block

808

IEC 61850-8-1 communication protocol

Chapter 16 Station communication

2.3.4

Input and output signals

Table 453: Input signals for the MVGGIO (MV01-) function block
Signal BLOCK IN Description Block of function Analogue input value

Table 454: Output signals for the MVGGIO (MV01-) function block
Signal VALUE RANGE Description Magnitude of deadband value Range

2.3.5

Setting parameters
Table 455: Basic general settings for the MVGGIO (MV01-) function
Parameter MV db Range 1 - 300 Step 1 Default 10 Unit Type Description Cycl: Report interval (s), Db: In % of range, Int Db: In %s Zero point clamping in 0,001% of range High High limit

MV zeroDb MV hhLim

0 - 100000

500 90.000

m% -

-10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 -10000000000.000 0.001 10000000000.000 Cyclic Dead band Int deadband 0.000 - 100.000 -

MV hLim

80.000

High limit

MV lLim

-80.000

Low limit

MV llLim

-90.000

Low Low limit

MV min

-100.000

Minimum value

MV max

100.000

Maximum value

MV dbType

Dead band

Reporting type

MV limHys

0.001

5.000

Hysteresis value in % of range (common for all limits)

809

IEC 61850-8-1 communication protocol

Chapter 16 Station communication

2.4

Setting parameters
Table 456: Basic general settings for the IEC61850-8-1 (IEC1-) function
Parameter Operation GOOSE Range Off ON Front OEM311_AB OEM311_CD Step Default Off OEM311_AB Unit Description Operation Off/On Port for GOOSE communication

2.5

Technical data
Table 457: IEC 61850-8-1 communication protocol
Function Protocol Communication speed for the IEDs Value IEC 61850-8-1 100BASE-FX

810

LON communication protocol

Chapter 16 Station communication

3
3.1

LON communication protocol

Introduction
An optical network can be used within the Substation Automation system. This enables communication with the IED through the LON bus from the operators workplace, from the control center and also from other terminals. The LON protocol is specified in LonTalkProtocol Specification Version 3 from Echelon Corporation and is designed for communication in control networks. These networks are characterized by high speed for data transfer, short messages (few bytes), peer-to-peer communication, multiple communication media, low maintenance, multivendor equipment, and low support costs. LonTalk supports the needs of applications that cover a range of requirements. The protocol follows the reference model for open system interconnection (OSI) designed by the International Standardization Organization (ISO). In this document the most common addresses for commands and events are available. Other addresses can be found in a separate document, refer to section 1.5 "Related documents". It is assumed that the reader is familiar with the LON communication protocol in general.

3.2

Principle of operation
The speed of the network depends on the medium and transceiver design. With protection and control devices, fiber optic media is used, which enables the use of the maximum speed of 1.25 Mbits/s. The protocol is a peer-to-peer protocol where all the devices connected to the network can communicate with each other. The own subnet and node number are identifying the nodes (max. 255 subnets, 127 nodes per one subnet). The LON bus links the different parts of the protection and control system. The measured values, status information, and event information are spontaneously sent to the higher-level devices. The higher-level devices can read and write memorized values, setting values, and other parameter data when required. The LON bus also enables the bay level devices to communicate with each other to deliver, for example, interlocking information among the terminals without the need of a bus master. The LonTalk protocol supports two types of application layer objects: network variables and explicit messages. Network variables are used to deliver short messages, such as measuring values, status information, and interlocking/blocking signals. Explicit messages are used to transfer longer pieces of information, such as events and explicit read and write messages to access device data. The benefits achieved from using the LON bus in protection and control systems include direct communication among all terminals in the system and support for multi-master implementations. The LON bus also has an open concept, so that the terminals can communicate with external devices using the same standard of network variables. Introduction of LON protocol For more information see LON bus, LonWorks Network in Protection and Control, Users manual and Technical description, 1MRS 750035-MTD EN.

811

LON communication protocol

Chapter 16 Station communication

LON protocol Configuration of LON Lon Network Tool (LNT 505) is a multi-purpose tool for LonWorks network configuration. All the functions required for setting up and configuring a LonWorks network is easily accessible on a single tool program. For details see the Operators manual. Activate LONCommunication Activate LON communication in the PST Parameter Setting Tool under Settings -> General settings > Communication > SLM configuration > Rear optical LON, where ADE should be set to ON. Add LON Device Types LNT A new device is added to LON Network Tool from the Device menu or by installing the device from the ABB LON Device Types package for LNT 505, with the SLDT IED 670 package version 1p2 r03. LON net address To be able to establish a LON connection with the 670IEDs, the IED has to be given a unique net address. The net address consists of a subnet and node number. This is accomplished with the LON Network Tool by creating one device for each IED. Vertical communication Vertical communication describes communication between the monitoring devices and protection and control IEDs. This communication includes sending of changed process data to monitoring devices as events and transfer of commands, parameter data and disturbance recorder files. This communication is implemented using explicit messages. Events and indications Events sent to the monitoring devices are using explicit messages (message code 44H) with unacknowledged transport service of the LonTalk protocol. When a signal is changed in the 670IED, one message with the value, quality and time is transmitted from terminal. Binary events Binary events are generated in event function blocks EV01 to EV20 in the 670IEDs. The event function blocks have predefined LON addresses. table 458 shows the LON addresses to the first input on the event function blocks. The addresses to the other inputs on the event function block are consecutive after the first input. For example, input 15 on event block EV17 has the address 1280 + 14 (15-1) = 1294. For double indications only the first eight inputs 18 must be used. Inputs 916 can be used for other type of events at the same event block. As basic, 3 event function blocks EV01-EV03 running with a fast loop time (3 ms) is available in the 670IEDS. The remaining event function blocks EV04-EV09 runs with a loop time on 8 ms and EV10-EV20 runs with a loop time on 100 ms. The event blocks are used to send binary signals, integers, real time values like analogue data from measuring functions and mA input modules as well as pulse counter signals. 16 pulse counter value function blocks PC01 to PC16 and 24 mA input service values function blocks SMMI1_In1 to 6 SMMI4_In1 to 6 are available in the 670IEDs.

812

LON communication protocol

Chapter 16 Station communication

The first LON address in every event function block is found in table 458
Table 458: LON adresses for Event functions
Function block EV01 EV02 EV03 EV04 EV05 EV06 EV07 EV08 EV09 EV10 EV11 EV12 EV13 EV14 EV15 EV16 EV17 EV18 EV19 EV20 First LON address in function block 1024 1040 1056 1072 1088 1104 1120 1136 1152 1168 1184 1200 1216 1232 1248 1264 1280 1296 1312 1328

Event masks The event mask for each input can be set individually from the Parameter Setting Tool (PST) Under: Settings > General Settings > Monitoring > Event function as. No events OnSet, at pick-up of the signal OnReset, at drop-out of the signal OnChange, at both pick-up and drop-out of the signal AutoDetect, event system itself make the reporting decision, (reporting criteria for integers has no semantic, prefer to be set by the user)

The following type of signals from application functions can be connected to the event function block.

813

LON communication protocol

Chapter 16 Station communication

Single indication Directly connected binary IO signal via binary input function block (SMBI) is always reported on change, no changed detection is done in the event function block. Other Boolean signals, for example a start or a trip signal from a protection function is event masked in the event function block. Double indications Double indications can only be reported via switch-control (SCSWI) functions, the event reporting is based on information from switch-control, no change detection is done in the event function block. Directly connected binary IO signal via binary input function block (SMBI) is not possible to handle as double indication. Double indications can only be reported for the first 8 inputs on an event function block. 00 generates an intermediate event with the read status 0 01 generates an open event with the read status 1 10 generates a close event with the read status 2 11 generates an undefined event with the read status 3

Analog value All analog values are reported cyclic, the reporting interval is taken from the connected function if there is a limit supervised signal, otherwise it is taken from the event function block.

814

LON communication protocol

Chapter 16 Station communication

Figure 360: Connection of protection signals for event handling. Command handling Commands are transferred using transparent SPA-bus messages. The transparent SPA-bus message is an explicit LON message, which contains an ASCII character message following the coding rules of the SPA-bus protocol. The message is sent using explicit messages with message code 41H and using acknowledged transport service. Both the SPA-bus command messages (R or W) and the reply messages (D, A or N) are sent using the same message code. It is mandatory that one device sends out only one SPA-bus message at a time to one node and waits for the reply before sending the next message. For commands from the operator workplace to the IED for apparatus control, i.e. the function blocks type SCSWI 1 to 32, SXCBR 1 to 18and SXSWI 1 to 28; the SPA addresses are according to table 459 Horizontal communication Network variables are used for communication between REx 5xx and 670IEDs. The supported network variable type is SNVT_state (NV type 83). SNVT_state is used to communicate the state of a set of 1 to 16 Boolean values.

815

LON communication protocol

Chapter 16 Station communication

The multiple command send function block (MTxx) is used to pack the information to one value. This value is transmitted to the receiving node and presented for the application by a multiple command function block (CMxx). At horizontal communication the input BOUND on the event function block (MTxx) must be set to 1. There are 10 MT and 60 CM function blocks available. The MT and CM function blocks are connected using Lon Network Tool (LNT 505). This tool also defines the service and addressing on LON. This is an overview description how to configure the network variables for 670IEDs. Configuration of LON network variables Configure the Network variables according to your application from the LON network Tool. For more details see LNT 505 in Operators manual. The following is an example of how to configure network variables concerning e.g. interlocking between two 670IEDs.

LON BAY E1 BAY E3 BAY E4

MT07

CM09

CM09

en05000718.vsd

Figure 361: Examples connections between MT and CM function blocks in three terminals. The network variable connections are done from the NV Connection window. From LNT window select Connections -> NVConnections -> New

816

LON communication protocol

Chapter 16 Station communication

en05000719.vsd

Figure 362: The network variables window in LNT. There are two ways of downloading NV connections. Either you use the drag-and-drop method where you select all nodes in the device window, drag them to the Download area in the bottom of the program window and drop them there. Or the traditional menu selection, Configuration -> Download...

817

LON communication protocol

Chapter 16 Station communication

en05000720.vsd

Figure 363: The download configuration window in LNT. Communication ports The serial communication module (SLM) is used for SPA or IEC 60870-5-103 and LON communication. This module is a mezzanine module, and can be placed on the Main Processing Module (NUM). The serial communication module can have connectors for two plastic fiber cables (snap-in) or two glass fiber cables (ST, bayonet) or a combination of plastic and glass fiber. Three different types are available depending on type of fiber. The incoming optical fiber is connected to the RX receiver input, and the outgoing optical fiber to the TX transmitter output. When the fiber optic cables are laid out, pay special attention to the instructions concerning the handling, connection, etc. of the optical fibers. The module is identified with a number on the label on the module.
Table 459: SPA addresses for commands from the operator workplace to the IED for apparatus control
Name BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD Function block SCSWI01 SCSWI02 SCSWI02 SCSWI04 SCSWI05 SCSWI06 SCSWI07 SCSWI08 SPA address 1 I 5115 1 I 5139 1 I 5161 1 I 5186 1 I 5210 1 I 5234 1 I 5258 1 I 5283 Description SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command

818

LON communication protocol

Chapter 16 Station communication

Name BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD BL_CMD CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL

Function block SCSWI09 SCSWI10 SCSWI11 SCSWI12 SCSWI13 SCSWI14 SCSWI15 SCSWI16 SCSWI17 SCSWI18 SCSWI19 SCSWI20 SCSWI21 SCSWI22 SCSWI23 SCSWI24 SCSWI25 SCSWI26 SCSWI27 SCSWI28 SCSWI29 SCSWI30 SCSWI31 SCSWI32 SCSWI01 SCSWI02 SCSWI03 SCSWI04 SCSWI05 SCSWI06 SCSWI07 SCSWI08 SCSWI09 SCSWI10 SCSWI11 SCSWI12 SCSWI13 SCSWI14

SPA address 1 I 5307 1 I 5331 1 I 5355 1 I 5379 1 I 5403 1 I 5427 1 I 5451 1 I 5475 1 I 5499 1 I 5523 1 I 5545 1 I 5571 1 I 5594 1 I 5619 1 I 5643 1 I 5667 1 I 5691 1 I 5715 1 I 5739 1 I 5763 1 I 5787 1 I 5811 1 I 5835 1 I 5859 1 I 5107 1 I 5131 1 I 5153 1 I 5178 1 I 5202 1 I 5226 1 I 5250 1 I 5275 1 I 5299 1 I 5323 1 I 5347 1 I 5371 1 I 5395 1 I 5419

Description SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for block command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command

819

LON communication protocol

Chapter 16 Station communication

Name CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL CANCEL SELECTOpen=00, SELECTClose=01, SELOpen+ILO=10, SELClose+ILO=11, SELOpen+SCO=20, SELClose+SCO=21, SELOpen+ILO+SCO=30, SELClose+ILO+SCO=31 SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc.

Function block SCSWI15 SCSWI16 SCSWI17 SCSWI18 SCSWI19 SCSWI20 SCSWI21 SCSWI22 SCSWI23 SCSWI24 SCSWI25 SCSWI26 SCSWI27 SCSWI28 SCSWI29 SCSWI30 SCSWI31 SCSWI32 SCSWI01

SPA address 1 I 5443 1 I 5467 1 I 5491 1 I 5515 1 I 5537 1 I 5563 1 I 5586 1 I 5611 1 I 5635 1 I 5659 1 I 5683 1 I 5707 1 I 5731 1 I 5755 1 I 5779 1 I 5803 1 I 5827 1 I 5851 1 I 5105

Description SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for cancel command SPA parameters for select (Open/Close) command Note: Send select command before operate command

SCSWI02 SCSWI03 SCSWI04 SCSWI05 SCSWI06 SCSWI07 SCSWI08 SCSWI09

1 I 5129 1 I 5151 1 I 5176 1 I 5200 1 I 5224 1 I 5248 1 I 5273 1 I 5297

SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command

820

LON communication protocol

Chapter 16 Station communication

Name SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc.

Function block SCSWI10 SCSWI11 SCSWI12 SCSWI13 SCSWI14 SCSWI15 SCSWI16 SCSWI17 SCSWI18 SCSWI19 SCSWI20 SCSWI21 SCSWI22 SCSWI23 SCSWI24 SCSWI25 SCSWI26 SCSWI27 SCSWI28 SCSWI29 SCSWI30

SPA address 1 I 5321 1 I 5345 1 I 5369 1 I 5393 1 I 5417 1 I 5441 1 I 5465 1 I 5489 1 I 5513 1 I 5535 1 I 5561 1 I 5584 1 I 5609 1 I 5633 1 I 5657 1 I 5681 1 I 5705 1 I 5729 1 I 5753 1 I 5777 1 I 5801

Description SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command

821

LON communication protocol

Chapter 16 Station communication

Name SELECTOpen=00, SELECTClose=01, etc. SELECTOpen=00, SELECTClose=01, etc. ExcOpen=00, ExcClose=01, ExcOpen+ILO=10, ExcClose+ILO=11, ExcOpen+SCO=20, ExcClose+SCO=21, ExcOpen+ILO+SCO=30, ExcClose+ILO+SCO=31 ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc.

Function block SCSWI31 SCSWI32 SCSWI01

SPA address 1 I 5825 1 I 5849 1 I 5106

Description SPA parameters for select (Open/Close) command SPA parameters for select (Open/Close) command SPA parameters for operate (Open/Close) command Note: Send select command before operate command

SCSWI02 SCSWI02 SCSWI04 SCSWI05 SCSWI06 SCSWI07 SCSWI08 SCSWI09 SCSWI10 SCSWI11 SCSWI12 SCSWI13 SCSWI14 SCSWI15 SCSWI16 SCSWI17

1 I 5130 1 I 5152 1 I 5177 1 I 5201 1 I 5225 1 I 5249 1 I 5274 1 I 5298 1 I 5322 1 I 5346 1 I 5370 1 I 5394 1 I 5418 1 I 5442 1 I 5466 1 I 5490

SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command

822

LON communication protocol

Chapter 16 Station communication

Name ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. ExcOpen=00, ExcClose=01, etc. Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value

Function block SCSWI18 SCSWI19 SCSWI20 SCSWI21 SCSWI22 SCSWI23 SCSWI24 SCSWI25 SCSWI26 SCSWI27 SCSWI28 SCSWI29 SCSWI30 SCSWI31 SCSWI32 SXCBR01 SXCBR02 SXCBR03 SXCBR04 SXCBR05 SXCBR06 SXCBR07 SXCBR08 SXCBR09 SXCBR10 SXCBR11

SPA address 1 I 5514 1 I 5536 1 I 5562 1 I 5585 1 I 5610 1 I 5634 1 I 5658 1 I 5682 1 I 5706 1 I 5730 1 I 5754 1 I 5778 1 I 5802 1 I 5826 1 I 5850 2 I 7854 2 I 7866 2 I 7884 2 I 7904 2 I 7923 2 I 7942 2 I 7961 2 I 7980 3I7 3 I 26 3 I 45

Description SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameters for operate (Open/Close) command SPA parameter for position to be substituted Note: Send the value before Enable SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted

823

LON communication protocol

Chapter 16 Station communication

Name Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Value Sub Enable

Function block SXCBR12 SXCBR13 SXCBR14 SXCBR15 SXCBR16 SXCBR17 SXCBR18 SXSWI01 SXSWI02 SXSWI03 SXSWI04 SXSWI05 SXSWI06 SXSWI07 SXSWI08 SXSWI09 SXSWI10 SXSWI11 SXSWI12 SXSWI13 SXSWI14 SXSWI15 SXSWI16 SXSWI17 SXSWI18 SXSWI19 SXSWI20 SXSWI21 SXSWI22 SXSWI23 SXSWI24 SXSWI25 SXSWI26 SXSWI27 SXSWI28 SXCBR01

SPA address 3 I 56 3 I 74 3 I 94 3 I 120 3 I 133 3 I 158 3 I 179 3 I 196 3 I 216 3 I 235 3 I 254 3 I 272 3 I 292 3 I 310 3 I 330 3 I 348 3 I 359 3 I 378 3 I 397 3 I 416 3 I 435 3 I 454 3 I 473 3 I 492 3 I 511 3 I 530 3 I 549 3 I 568 3 I 587 3 I 606 3 I 625 3 I 644 3 I 663 3 I 682 3 I 701 2 I 7855

Description SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for position to be substituted SPA parameter for substitute enable command Note: Send the Value before Enable

824

LON communication protocol

Chapter 16 Station communication

Name Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable

Function block SXCBR02 SXCBR03 SXCBR04 SXCBR05 SXCBR06 SXCBR07 SXCBR08 SXCBR09 SXCBR10 SXCBR11 SXCBR12 SXCBR13 SXCBR14 SXCBR15 SXCBR16 SXCBR17 SXCBR18 SXSWI01 SXSWI02 SXSWI03 SXSWI04 SXSWI05

SPA address 2 I 7865 2 I 7885 2 I 7903 2 I 7924 2 I 7941 2 I 7962 2 I 7979 3I8 3 I 25 3 I 46 3 I 55 3 I 75 3 I 93 3 I 121 3 I 132 3 I 159 3 I 178 3 I 197 3 I 215 3 I 234 3 I 252 3 I 271

Description SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command

825

LON communication protocol

Chapter 16 Station communication

Name Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable Sub Enable

Function block SXSWI06 SXSWI07 SXSWI08 SXSWI09 SXSWI10 SXSWI11 SXSWI12 SXSWI13 SXSWI14 SXSWI15 SXSWI16 SXSWI17 SXSWI18 SXSWI19 SXSWI20 SXSWI21 SXSWI22 SXSWI23 SXSWI24 SXSWI25 SXSWI26 SXSWI27

SPA address 3 I 290 3 I 309 3 I 328 3 I 347 3 I 360 3I 379 3 I 398 3 I 417 3 I 436 3 I 455 3 I 474 3 I 493 3 I 512 3 I 531 3 I 550 3 I 569 3 I 588 3 I 607 3 I 626 3 I 645 3 I 664 3 I 683

Description SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command SPA parameter for substitute enable command

826

LON communication protocol

Chapter 16 Station communication

Name Sub Enable Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block

Function block SXSWI28 SXCBR01 SXCBR02 SXCBR03 SXCBR04 SXCBR05 SXCBR06 SXCBR07 SXCBR08 SXCBR09 SXCBR10 SXCBR11 SXCBR12 SXCBR13 SXCBR14 SXCBR15 SXCBR16 SXCBR17 SXCBR18 SXSWI01 SXSWI02 SXSWI03 SXSWI04 SXSWI05 SXSWI06 SXSWI07 SXSWI08 SXSWI09 SXSWI10 SXSWI11 SXSWI12 SXSWI13 SXSWI14 SXSWI15 SXSWI16 SXSWI17 SXSWI18

SPA address 3 I 702 2 I 7853 2 I 7864 2 I 7883 2 I 7905 2 I 7922 2 I 7943 2 I 7960 2 I 7981 3I6 3 I 27 3 I 44 3 I 57 3 I 73 3 I 92 3 I 122 3 I 131 3 I 160 3 I 177 3 I 198 3 I 214 3 I 236 3 I 253 3 I 273 3 I 291 3 I 311 3 I 329 3 I 349 3 I 358 3 I 377 3 I 396 3 I 415 3 I 434 3 I 453 3 I 472 3 I 491 3 I 510

Description SPA parameter for substitute enable command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command

827

LON communication protocol

Chapter 16 Station communication

Name Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block Update Block

Function block SXSWI19 SXSWI20 SXSWI21 SXSWI22 SXSWI23 SXSWI24 SXSWI25 SXSWI26 SXSWI27 SXSWI28

SPA address 3 I 529 3 I 548 3 I 567 3 I 586 3 I 605 3 I 624 3 I 643 3 I 662 3 I 681 3 I 700

Description SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command SPA parameter for update block command

3.3

Setting parameters
Table 460: General settings for the NVLON (NV---) function
Parameter Operation Range Off On Step Default Off Unit Description Operation

Table 461: General settings for the LON (ADE1-) function

Parameter Operation TimerClass Range Off On Slow Normal Fast Step Default Off Slow Unit Description Operation Timer class

3.4

Technical data
Table 462: LON communication protocol
Function Protocol Communication speed Value LON 1.25 Mbit/s

828

SPA communication protocol

Chapter 16 Station communication

4
4.1

SPA communication protocol

Introduction
In this section the most common addresses for commands and events are available. Other addresses can be found in a separate document, refer to section 1.5 "Related documents". It is assumed that the reader is familiar with the SPA communication protocol in general.

4.2

Principle of operation
The SPA bus uses an asynchronous serial communications protocol (1 start bit, 7 data bits + even parity, 1 stop bit) with data transfer rate up to 38400 bit/s. Recommended baud rate for each type of terminal will be found in the Technical reference manual. Messages on the bus consist of ASCII characters. Introduction of SPA protocol The basic construction of the protocol assumes that the slave has no self-initiated need to talk to the master but the master is aware of the data contained in the slaves and, consequently, can request required data. In addition, the master can send data to the slave. Requesting by the master can be performed either by sequenced polling (e.g. for event information) or only on demand. The master requests slave information using request messages and sends information to the slave in write messages. Furthermore, the master can send all slaves in common a broadcast message containing time or other data. The inactive state of bus transmit and receive lines is a logical "1". SPA protocol The tables below specify the SPA addresses for reading data from and writing data to an IED 670 with the SPA communication protocol implemented. The SPA addresses for the mA input service values (MI03-MI16) are found in table463
Table 463: SPA addresses for the MIM (MI03-MI16) function
Function block MI03-CH1 MI03-CH2 MI03-CH3 MI03-CH4 MI03-CH5 MI03-CH6 MI04-CH1 MI04-CH2 MI04-CH3 MI04-CH4 MI04-CH5 MI04-CH6 SPA address 4-O-6508 4-O-6511 4-O-6512 4-O-6515 4-O-6516 4-O-6519 4-O-6527 4-O-6530 4-O-6531 4-O-6534 4-O-6535 4-O-6538

829

SPA communication protocol

Chapter 16 Station communication

Function block MI05-CH1 MI05-CH2 MI05-CH3 MI05-CH4 MI05-CH5 MI05-CH6 MI06-CH1 MI06-CH2 MI06-CH3 MI06-CH4 MI06-CH5 MI06-CH6 MI07-CH1 MI07-CH2 MI07-CH3 MI07-CH4 MI07-CH5 MI07-CH6 MI08-CH1 MI08-CH2 MI08-CH3 MI08-CH4 MI08-CH5 MI08-CH6 MI09-CH1 MI09-CH2 MI09-CH3 MI09-CH4 MI09-CH5 MI09-CH6 MI10-CH1 MI10-CH2 MI10-CH3 MI10-CH4 MI10-CH5 MI10-CH6 MI11-CH1 MI11-CH2 MI11-CH3

SPA address 4-O-6546 4-O-6549 4-O-6550 4-O-6553 4-O-6554 4-O-6557 4-O-6565 4-O-6568 4-O-6569 4-O-6572 4-O-6573 4-O-6576 4-O-6584 4-O-6587 4-O-6588 4-O-6591 4-O-6592 4-O-6595 4-O-6603 4-O-6606 4-O-6607 4-O-6610 4-O-6611 4-O-6614 4-O-6622 4-O-6625 4-O-6626 4-O-6629 4-O-6630 4-O-6633 4-O-6641 4-O-6644 4-O-6645 4-O-6648 4-O-6649 4-O-6652 4-O-6660 4-O-6663 4-O-6664

830

SPA communication protocol

Chapter 16 Station communication

Function block MI11-CH4 MI11-CH5 MI11-CH6 MI12-CH1 MI12-CH2 MI12-CH3 MI12-CH4 MI12-CH5 MI12-CH6 MI13-CH1 MI13-CH2 MI13-CH3 MI13-CH4 MI13-CH5 MI13-CH6 MI14-CH1 MI14-CH2 MI14-CH3 MI14-CH4 MI14-CH5 MI14-CH6 MI15-CH1 MI15-CH2 MI15-CH3 MI15-CH4 MI15-CH5 MI15-CH6 MI16-CH1 MI16-CH2 MI16-CH3 MI16-CH4 MI16-CH5 MI16-CH6

SPA address 4-O-6667 4-O-6668 4-O-6671 4-O-6679 4-O-6682 4-O-6683 4-O-6686 4-O-6687 4-O-6690 4-O-6698 4-O-6701 4-O-6702 4-O-6705 4-O-6706 4-O-6709 4-O-6717 4-O-6720 4-O-6721 4-O-6724 4-O-6725 4-O-6728 4-O-6736 4-O-6739 4-O-6740 4-O-6743 4-O-6744 4-O-6747 4-O-6755 4-O-6758 4-O-6759 4-O-6762 4-O-6763 4-O-6766

The SPA addresses for the pulse counter values PC01 PC16 are found in table 464

831

SPA communication protocol

Chapter 16 Station communication

Table 464: SPA addresses for the PCGGIO (PC01-PC16 function)

Function block PC01 PC02 PC03 PC04 PC05 PC06 PC07 PC08 PC09 PC10 PC11 PC12 PC13 PC14 PC15 PC16 SPA address CNT_VAL 3-O-5834 3-O-5840 3-O-5846 3-O-5852 3-O-5858 3-O-5864 3-O-5870 3-O-5876 3-O-5882 3-O-5888 3-O-5894 3-O-5900 3-O-5906 3-O-5912 3-O-5918 3-O-5924 SPA address NEW_VAL 3-O-5833 3-O-5839 3-O-5845 3-O-5851 3-O-5857 3-O-5863 3-O-5869 3-O-5875 3-O-5881 3-O-5887 3-O-5893 3-O-5899 3-O-5905 3-O-5911 3-O-5917 3-O-5923

I/O modules To read binary inputs, the SPA-addresses for the outputs of the I/O-module function block are used, i.e. the addresses for BI1 BI16. The SPA addresses are found in a separate document, refer to section 1.5 "Related documents". Single command function The IEDs may be provided with a function to receive signals either from a substation automation system or from the local human-machine interface, HMI. That receiving function block has 16 outputs that can be used, for example, to control high voltage apparatuses in switchyards. For local control functions, the local HMI can also be used. The single command function consists of three function blocks; CD01 CD03 for 16 binary output signals each. The signals can be individually controlled from the operator station, remote-control gateway, or from the local HMI on the IED. The SPA addresses for the single command function (CD) are shown in Table 3. For the single command function block, CD01 to CD03, the address is for the first output. The other outputs follow consecutively after the first one. For example, output 7 on the CD02 function block has the 5O533 address. The SPA addresses for the single command functions CD01 CD03 are found in table 465

832

SPA communication protocol

Chapter 16 Station communication

Table 465: SPA addresses for the SingleCmd (CD01-CD03) function

Function block CD01-Cmd1 CD01-Cmd2 CD01-Cmd3 CD01-Cmd4 CD01-Cmd5 CD01-Cmd6 CD01-Cmd7 CD01-Cmd8 CD01-Cmd9 CD01-Cmd10 CD01-Cmd11 CD01-Cmd12 CD01-Cmdt13 CD01-Cmd14 CD01-Cmd15 CD01-Cmd16 CD02-Cmd1 CD02-Cmd2 CD02-Cmdt3 CD02-Cmd4 CD02-Cmd5 CD02-Cmd6 CD02-Cmd7 CD02-Cmd8 CD02-Cmd9 CD02-Cmd10 CD02-Cmd11 CD02-Cmd12 CD02-Cmd13 CD02-Cmd14 CD02-Cmd15 CD02-Cmd16 CD03-Cmd1 CD03-Cmd2 CD03-Cmd3 CD03-Cmd4 CD03-Cmd5 CD03-Cmd6 SPA address CMD Input 4-S-4639 4-S-4640 4-S-4641 4-S-4642 4-S-4643 4-S-4644 4-S-4645 4-S-4646 4-S-4647 4-S-4648 4-S-4649 4-S-4650 4-S-4651 4-S-4652 4-S-4653 4-S-4654 4-S-4672 4-S-4673 4-S-4674 4-S-4675 4-S-4676 4-S-4677 4-S-4678 4-S-4679 4-S-4680 4-S-4681 4-S-4682 4-S-4683 4-S-4684 4-S-4685 4-S-4686 4-S-4687 4-S-4705 4-S-4706 4-S-4707 4-S-4708 4-S-4709 4-S-4710 SPA address CMD output 5-O-511 5-O-512 5-O-513 5-O-514 5-O-515 5-O-516 5-O-517 5-O-518 5-O-519 5-O-520 5-O-521 5-O-522 5-O-523 5-O-524 5-O-525 5-O-526 5-O-527 5-O-528 5-O-529 5-O-530 5-O-531 5-O-532 5-O-533 5-O-534 5-O-535 5-O-536 5-O-537 5-O-538 5-O-539 5-O-540 5-O-541 5-O-542 5-O-543 5-O-544 5-O-545 5-O-546 5-O-547 5-O-548

833

SPA communication protocol

Chapter 16 Station communication

Function block CD03-Cmd7 CD03-Cmd8 CD03-Cmd9 CD03-Cmd10 CD03-Cmd11 CD03-Cmd12 CD03-Cmd13 CD03-Cmd14 CD03-Cmd15 CD03-Cmd16

SPA address CMD Input 4-S-4711 4-S-4712 4-S-4713 4-S-4714 4-S-4715 4-S-4716 4-S-4717 4-S-4718 4-S-4719 4-S-4720

SPA address CMD output 5-O-549 5-O-550 5-O-551 5-O-552 5-O-553 5-O-554 5-O-555 5-O-556 5-O-557 5-O-558

Table 465 SPA addresses for the signals on the single command functions Figure 364 shows an application example of how the user can, in a simplified way, connect the command function via the configuration logic circuit in a protection terminal for control of a circuit breaker. A pulse via the binary outputs of the terminal normally performs this type of command control. The SPA addresses to control the outputs OUT1 OUT16 in CD01 are shown in table 465

Figure 364: Application example showing a simplified logic diagram for control of a circuit breaker. The MODE input defines if the output signals from CD01 shall be off, steady or pulsed signals. This is set in Parameter Setting Tool (PST) under: Setting > General Settings > Control > Commands > Single Command.

834

SPA communication protocol

Chapter 16 Station communication

Event function This event function is intended to send time-tagged events to the station level (e.g. operator workplace) over the station bus. The events are there presented in an event list. The events can be created from both internal logical signals and binary input channels. All must The internal signals are time tagged in the main processing module, while the binary input channels are time tagged directly on each I/O module. The events are produced according to the set event masks. The event masks are treated commonly for both the LON and SPA channels. All events according to the event mask are stored in a buffer, which contains up to 1000 events. If new events appear before the oldest event in the buffer is read, the oldest event is overwritten and an overflow alarm appears. Two special signals for event registration purposes are available in the terminal, Terminal Restarted (0E50) and Event buffer overflow (0E51). The input parameters can be set individually from the Parameter Setting Tool (PST) under: Setting > General Setting > Monitoring > Event Function as. No events OnSet, at pick-up of the signal OnReset, at drop-out of the signal OnChange, at both pick-up and drop-out of the signal AutoDetect, event system itself make the reporting decision, (reporting criteria for integers has no semantic, prefer to be set by the user)

The Status and event codes for the Event functions are found in table 466

835

SPA communication protocol

Chapter 16 Station communication

Table 466: Status and event codes

Single indication1) Event block EV01 Input 1 Input 2 Input 3 Input 4 Input 5 Input 6 Input 7 Input 8 Input 9 Input 10 Input 11 Input 12 Input 13 Input 14 Input 15 Input 16 22O1 22O2 22O3 22O4 22O5 22O6 22O7 22O8 22O9 22O10 22O11 22O12 22O13 22O14 22O15 22O16 22E33 22E35 22E37 22E39 22E41 22E43 22E45 22E47 22E49 22E51 22E53 22E55 22E57 22E59 22E61 22E63 22E32 22E34 22E36 22E38 22E40 22E42 22E44 22E46 22E48 22E50 22E52 22E54 22E56 22E58 22E60 22E62 22E0 22E4 22E8 22E12 22E16 22E20 22E24 22E28 22E1 22E5 22E9 22E13 22E17 22E21 22E25 22E29 22E2 22E6 22E10 22E14 22E18 22E22 22E26 22E30 22E3 22E7 22E11 22E15 22E19 22E23 22E27 22E31 Status Set event Reset event Double indication Intermediate 00 Closed 10 Open 01 Undefined 11

EV02 EV03 EV20

230.. 240.. 410..

23E.. 24E.. 41E..

23E.. 24E.. 41E..

23E.. 24E.. 41E..

23E.. 23E.. 41E..

23E.. 24E.. 41E..

23E.. 24E.. 41E..

1) These values are only applicable if the Event mask is masked OFF. Connection of signals as events Signals coming from different protection and control functions and shall be sent as events to the station level over the SPA-bus (or LON-bus) are connected to the Event function block according to figure 365

836

SPA communication protocol

Chapter 16 Station communication

Figure 365: Connection of protection signals for event handling. Note that corresponding Event mask must be set to an applicable value via the Parameter Setting Tool (PST), under: Settings > General Settings > Monitoring > Event Function as. No events OnSet, at pick-up of the signal OnReset, at drop-out of the signal OnChange, at both pick-up and drop-out of the signal AutoDetect, event system itself make the reporting decision, (reporting criteria for integers has no semantic, prefer to be set by the user)

4.2.1

Communication ports The serial communication module (SLM) is used for SPA or IEC 60870-5-103 and LON communication. This module is a mezzanine module, and can be placed on the Analog/Digital conversion module (ADM). The serial communication module can have connectors for two plastic fiber cables (snap-in) or two glass fiber cables (ST, bayonet) or a combination of plastic and glass fiber. Three different types are available depending on type of fiber.

837

SPA communication protocol

Chapter 16 Station communication

The incoming optical fiber is connected to the RX receiver input, and the outgoing optical fiber to the TX transmitter output. When the fiber optic cables are laid out, pay special attention to the instructions concerning the handling, connection, etc. of the optical fibers. The module is identified with a number on the label on the module. The procedure to set the transfer rate and slave number can be found in the Installation and commissioning manual for respective IED.

4.3

Design
When communicating locally with a Personal Computer (PC) in the station, using the rear SPA port, the only hardware needed for a station monitoring system is: Optical fibres Opto/electrical converter for the PC PC

When communicating remotely with a PC using the rear SPA port, the same hardware is needed plus telephone modems. The software needed in the PC, either local or remote, is PCM 600. When communicating between the LHMI and a PC, the only hardware required is a front-connection cable.

4.4

Setting parameters
Table 467: General settings for the SPA (SPA1-) function
Parameter SlaveAddress BaudRate Range 1 - 899 300 Bd 1200 Bd 4800 Bd 9600 Bd 19200 Bd 38400 Bd 57600 Bd Step 1 Default 30 9600 Bd Unit Description Slave address Baudrate on serial line

Table 468: General settings for the SPAviaSLM (SPA1-) function

Parameter SlaveAddress BaudRate Range 1 - 899 300 Bd 1200 Bd 4800 Bd 9600 Bd 19200 Bd 38400 Bd Step 1 Default 30 9600 Bd Unit Description Slave address Baudrate on serial line

838

SPA communication protocol

Chapter 16 Station communication

Table 469: General settings for the SPAviaLON (SPA4-) function

Parameter Operation SlaveAddress Range Off On 1 - 899 Step 1 Default Off 30 Unit Description Operation Slave address

4.5

Technical data
Table 470: SPA communication protocol
Function Protocol Communication speed Slave number Value SPA 300, 1200, 2400, 4800, 9600, 19200 or 38400 Bd 1 to 899

839

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

5
5.1

IEC 60870-5-103 communication protocol

Introduction
The IEC 60870-5-103 communication protocol is mainly used when a protection terminal communicates with a third party control or monitoring system. This system must have software that can interpret the IEC 60870-5-103 communication messages.

5.2
5.2.1

Principle of operation
General The IEC 60870-5-103 is an unbalanced (master-slave) protocol for coded-bit serial communication exchanging information with a control system, and with a data transfer rate up to 38400 bit/s. In IEC terminology a primary station is a master and a secondary station is a slave. The communication is based on a point-to-point principle. The master must have software that can interpret the IEC 60870-5-103 communication messages. Introduction of IEC 608705103 protocol The IEC 60870-5-103 protocol implementation in IED 670 consists of these functions: Event handling Report of analog service values (measurements) Fault location Command handling - Autorecloser ON/OFF - Teleprotection ON/OFF - Protection ON/OFF - LED reset - Characteristics 1 - 4 (Setting groups) File transfer (disturbance files) Time synchronization

For detailed information about IEC 60870-5-103, refer to the IEC60870 standard part 5: Transmission protocols, and to the section 103: Companion standard for the informative interface of protection equipment. IEC 60870-5-103 The tables in the following sections specify the information types supported by the IED 670 products with the communication protocol IEC 60870-5-103 implemented. To support the information, corresponding functions must be included in the protection and control IED.

840

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Commands in control direction Terminal commands in control direction, I103IEDCMD Command block in control direction with defined terminal signals. Number of instances: 1 Command block use PARAMETER as FUNCTION TYPE. INFORMATION NUMBER is defined for each output signals.
Info. no 19 23 24 25 26 Message LED Reset Activate setting group 1 Activate setting group 2 Activate setting group 3 Activate setting group 4 Supported Yes Yes Yes Yes Yes

Function commands in control direction, pre-defined I103CMD Function command block in control direction with defined output signals. Number of instances: 1 FUNCTION TYPE parameter for each block. INFORMATION NUMBER is defined for each output signals.
Info. no. 16 17 18 Message Auto-recloser on/off Teleprotection on/off Protection on/off Supported Yes Yes Yes

Function commands in control direction, user-defined, I103UserCMD Function command blocks in control direction with user-defined output signals. Number of instances: 4 FUNCTION TYPE parameter for each block in private range. Default values are defined in private range 1 - 4. One for each instance. INFORMATION NUMBER is required for each output signal. Default values are 1 - 8.

841

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Info. no. 1 2 3 4 5 6 7 8

Message Output signal 01 Output signal 02 Output signal 03 Output signal 04 Output signal 05 Output signal 06 Output signal 07 Output signal 08

Supported Yes Yes Yes Yes Yes Yes Yes Yes

Status Terminal status indications in monitor direction, I103IED Indication block for status in monitor direction with defined terminal functions. Number of instances: 1 Indication block use PARAMETER as FUNCTION TYPE. INFORMATION NUMBER is defined for each input signals.
Info. no. 19 23 24 25 26 21 Message LED reset Setting group 1 active Setting group 2 active Setting group 3 active Setting group 4 active Test mode active Supported Yes Yes Yes Yes Yes Yes

Function status indications in monitor direction, user-defined, I103UserDef Function indication blocks in monitor direction with user-defined input signals. Number of instances: 20 FUNCTION TYPE parameter for each block in private range. Default values are defined in private range 5 - 24. One for each instance. INFORMATION NUMBER is required for each input signal. Default values are defined in range 1 - 8

842

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Info. no. 1 2 3 4 5 6 7 8

Message Input signal 01 Input signal 02 Input signal 03 Input signal 04 Input signal 05 Input signal 06 Input signal 07 Input signal 08

Supported Yes Yes Yes Yes Yes Yes Yes Yes

Supervision indications in monitor direction, I103Superv Indication block for supervision in monitor direction with defined functions. Number of instances: 1 FUNCTION TYPE parameter for each block. INFORMATION NUMBER is defined for output signals.
Info. no. 32 33 37 38 46 47 Message Measurand supervision I Measurand supervision U I>>back-up operation VT fuse failure Group warning Group alarm Supported Yes Yes Yes Yes Yes Yes

Earth fault indications in monitor direction, I103EF Indication block for earth fault in monitor direction with defined functions. Number of instances: 1 FUNCTION TYPE parameter for each block. INFORMATION NUMBER is defined for each output signal.
Info. no. 51 52 Message Earth fault forward Earth fault reverse Supported Yes Yes

843

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Fault indications in monitor direction, type 1, I103FltDis Fault indication block for faults in monitor direction with defined functions. The instance type is suitable for distance protection function. FUNCTION TYPE parameter for each block. INFORMATION NUMBER is defined for each input signal. Number of instances: 1
Info. no. 64 65 66 67 84 69 70 71 68 74 75 78 79 80 81 82 76 77 73 Message Start L1 Start L2 Start L3 Start IN General start Trip L1 Trip L2 Trip L3 General trip Fault forward/line Fault reverse/busbar Zone 1 Zone 2 Zone 3 Zone 4 Zone 5 Signal transmitted Signal received SCL, Fault location in ohm Supported Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes

Fault indications in monitor direction, type 2, I103FltStd Fault indication block for faults in monitor direction with defined functions. The instance type is suitable for linediff, transformerdiff, overcurrent and earthfault protection functions. FUNCTION TYPE setting for each block. INFORMATION NUMBER is defined for each input signal. Number of instances: 1

844

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Info. no. 64 65 66 67 84 69 70 71 68 74 75 85 86 87 88 89 90 91 92 93

Message Start L1 Start L2 Start L3 Start IN General start Trip L1 Trip L2 Trip L3 General trip Fault forward/line Fault reverse/busbar Breaker failure Trip measuring system L1 Trip measuring system L2 Trip measuring system L3 Trip measuring system N Over current trip I> Over current trip I>> Earth fault trip IN> Earth fault trip IN>>

Supported Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes

Autorecloser indications in monitor direction, I103AR Indication block for autorecloser in monitor direction with defined functions. Number of instances: 1 FUNCTION TYPE parameter for each block. INFORMATION NUMBER is defined for each output signal.
Info. no. 16 128 130 Message Autorecloser active CB on by Autorecloser Autorecloser blocked Supported Yes Yes Yes

Measurands Function blocks in monitor direction for input measurands. Typically connected to monitoring function, for example to power measurement CVMMXU.

845

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Measurands in public range, I103Meas Number of instances: 1 The IED will report all valid measuring types depending on connected signals. Upper limit for measured currents, active/reactive-power is 2.4 times rated value. Upper limit for measured voltages and frequency is 1.2 times rated value.
Info. no. 148 144, 145, 148 148 147 148 148 148 145, 146 147 146, 148 146, 148 148 Message IL1 IL2 IL3 IN, Neutral current UL1 UL2 UL3 UL1-UL2 UN, Neutral voltage P, active power Q, reactive power f, frequency Supported Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes Yes

Measurands in private range, I103MeasUsr Number of instances: 3 FUNCTION TYPE parameter for each block in private range. Default values are defined in private range 25 27. One for each instance. INFORMATION NUMBER parameter for each block. Default value 1.
Info. no. Message Meas1 Meas2 Meas3 Meas4 Meas5 Meas6 Meas7 Meas8 Meas9 Supported Yes Yes Yes Yes Yes Yes Yes Yes Yes

846

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Disturbance recordings The following elements are used in the ASDUs (Application Service Data Units) defined in the standard. Analog signals, 40-channels: the channel number for each channel has to be specified. Channels used in the public range are 1 to 8 and with: IL1 connected to channel 1 on disturbance function block DRA1 IL2 connected to channel 2 on disturbance function block DRA1 IL3 connected to channel 3 on disturbance function block DRA1 IN connected to channel 4 on disturbance function block DRA1 VL1E connected to channel 5 on disturbance function block DRA1 VL2E connected to channel 6 on disturbance function block DRA1 VL3E connected to channel 7 on disturbance function block DRA1 VEN connected to channel 8 on disturbance function block DRA1

Channel number used for the remaining 32 analog signals are numbers in the private range 64 to 95. Binary signals, 96-channels: for each channel the user can specify a FUNCTION TYPE and an INFORMATION NUMBER.

Disturbance Upload All analog and binary signals that are recorded with disturbance recorder will be reported to the master. The last eight disturbances that are recorded are available for transfer to the master. A successfully transferred disturbance (acknowledged by the master) will not be reported to the master again. When a new disturbance is recorded by the IED a list of available recorded disturbances will be sent to the master, an updated list of available disturbances will be sent whenever something has happened to disturbances in this list. I.e. when a disturbance is deleted (by other client e.g. SPA) or when a new disturbance has been recorded or when the master has uploaded a disturbance. Deviations from the standard Information sent in the disturbance upload is specified by the standard; however, some of the information are adapted to information available in disturbance recorder in Rex67x. This section describes all data that is not exactly as specified in the standard. ASDU23 In list of recorded disturbances (ASDU23) an information element named SOF (status of fault) exists. This information element consists of 4 bits and indicates whether: Bit TP: the protection equipment has tripped during the fault Bit TM: the disturbance data are currently being transmitted

847

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Bit TEST: the disturbance data have been recorded during normal operation or test mode. Bit OTEV: the disturbance data recording has been initiated by another event than start/pick-up

The only information that is easily available is test-mode status. The other information is always set (hard coded) to:
TP TM OTEV Recorded fault with trip. [1] Disturbance data waiting for transmission [0] Disturbance data initiated by other events [1]

Another information element in ASDU23 is the FAN (fault number). According to the standard this is a number that is incremented when a protection function takes action. In Rex67x FAN is equal to disturbance number, which is incremented for each disturbance. ASDU26 When a disturbance has been selected by the master; (by sending ASDU24), the protection equipment answers by sending ASDU26, which contains an information element named NOF (number of grid faults). This number should indicate fault number in the power system, i.e. a fault in the power system with several trip and auto-reclosing has the same NOF (while the FAN should be incremented). NOF is in Rex67x, just as FAN, equal to disturbance number. To get INF and FUN for the recorded binary signals there are parameters on the disturbance recorder for each input. The user must set these parameters to whatever he connects to the corresponding input. Interoperability, physical layer
Supported Electrical Interface EIA RS-485 number of loads Optical interface glass fibre plastic fibre Transmission speed 96000 bit/s 19200 bit/s Yes Yes Yes Yes No No

848

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Supported Link Layer DFC-bit used Connectors connector F-SMA connector BFOC/2.5 No Yes Yes

Interoperability, application layer

Supported Selection of standard ASDUs in monitoring direction ASDU 1 2 3 4 5 6 8 9 10 11 23 26 27 28 29 30 31 Time-tagged message Time-tagged message with rel. time Measurands I Time-tagged message with rel. time Identification Time synchronization End of general interrogation Measurands II Generic data Generic identification List of recorded disturbances Ready for transm. of disturbance data Ready for transm. of a channel Ready for transm of tags Transmission of tags Transmission fo disturbance data End of transmission Yes Yes Yes Yes Yes Yes Yes Yes Yes No No Yes Yes Yes Yes Yes Yes Yes

Selection of standard ASDUs in control direction ASDU 6 7 10 20 21 24 25 Time synchronization General interrogation Generic data General command Generic command Order for disturbance data transmission Acknowledgement for distance data transmission Yes Yes Yes No Yes No Yes Yes

Selection of basic application functions

849

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Supported Test mode Blocking of monitoring direction Disturbance data Private data Generic services No Yes Yes Yes No

5.2.2

Communication ports The serial communication module (SLM) is used for SPA or IEC 60870-5-103 and LON communication. This module is a mezzanine module, and can be placed on the Analog/Digital conversion module (ADM). The serial communication module can have connectors for two plastic fiber cables (snap-in) or two glass fiber cables (ST, bayonet) or a combination of plastic and glass fiber. Three different types are available depending on type of fiber. The incoming optical fiber is connected to the RX receiver input, and the outgoing optical fiber to the TX transmitter output. When the fiber optic cables are laid out, pay special attention to the instructions concerning the handling, connection, etc. of the optical fibers. The module is identified with a number on the label on the module.

5.3

Function block
ICMAI103IEDCMD 19-LEDRS 23-GRP1 24-GRP2 25-GRP3 26-GRP4 en05000689.vsd

BLOCK

ICMDI103CMD BLOCK 16-AR 17-DIFF 18-PROT en05000684.vsd

BLOCK

ICM1I103UserCMD OUTPUT1 OUTPUT2 OUTPUT3 OUTPUT4 OUTPUT5 OUTPUT6 OUTPUT7 OUTPUT8 en05000693.vsd

850

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

IEV1I103IED BLOCK 19_LEDRS 23_GRP1 24_GRP2 25_GRP3 26_GRP4 21_TESTM en05000688.vsd

IS01I103UsrDef BLOCK INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 en05000694.vsd

ISU1I103Superv BLOCK 32_MEASI 33_MEASU 37_IBKUP 38_VTFF 46_GRWA 47_GRAL en05000692.vsd

ISEFI103EF BLOCK 51_EFFW 52_EFREV en05000685.vsd

851

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

IZ01I103FltDis BLOCK 64_STL1 65_STL2 66_STL3 67_STIN 84_STGEN 69_TRL1 70_TRL2 71_TRL3 68_TRGEN 74_FW 75_REV 78_ZONE1 79_ZONE2 80_ZONE3 81_ZONE4 82_ZONE5 76_TRANS 77_RECEV 73_SCL FLTLOC ARINPROG en05000686.vsd

IFL1I103FltStd BLOCK 64_STL1 65_STL2 66_STL3 67_STIN 84_STGEN 69_TRL1 70_TRL2 71_TRL3 68_TRGEN 74_FW 75_REV 85_BFP 86_MTRL1 87_MTRL2 88_MTRL3 89_MTRN 90_IOC 91_IOC 92_IEF 93_IEF ARINPROG en05000687.vsd

IAR1I103AR BLOCK 16_ARACT 128_CBON 130_UNSU en05000683.vsd

852

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

IMM1I103Meas BLOCK IL1 IL2 IL3 IN UL1 UL2 UL3 UL1L2 UN P Q F en05000690.vsd

IMU1I103MeasUsr BLOCK INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 en05000691.vsd

5.4

Input and output signals

Table 471: Input signals for the I103AR (IAR1-) function block
Signal BLOCK 16_ARACT 128_CBON 130_UNSU Description Block of status reporting Information number 16, auto-recloser active Information number 128, circuit breaker on by auto-recloser Information number 130, unsuccessful reclosing

Table 472: Input signals for the I103IEDCMD (ICMA-) function block
Signal BLOCK Description Block of commands

Table 473: Input signals for the I103CMD (ICMD-) function block
Signal BLOCK Description Block of commands

853

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Table 474: Input signals for the I103IED (IEV1-) function block
Signal BLOCK 19_LEDRS 23_GRP1 24_GRP2 25_GRP3 26_GRP4 21_TESTM Description Block of status reporting Information number 19, reset LEDs Information number 23, setting group 1 is active Information number 24, setting group 2 is active Information number 25, setting group 3 is active Information number 26, setting group 4 is active Information number 21, test mode is active

Table 475: Input signals for the I103UserCMD (ICM1-) function block
Signal BLOCK Description Block of commands

Table 476: Input signals for the I103UsrDef (IS01-) function block
Signal BLOCK INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 Description Block of status reporting Binary signal Input 1 Binary signal input 2 Binary signal input 3 Binary signal input 4 Binary signal input 5 Binary signal input 6 Binary signal input 7 Binary signal input 8

Table 477: Input signals for the I103Superv (ISU1-) function block
Signal BLOCK 32_MEASI 33_MEASU 37_IBKUP 38_VTFF 46_GRWA 47_GRAL Description Block of status reporting Information number 32, measurand supervision of I Information number 33, measurand supervision of U Information number 37, I high-high back-up protection Information number 38, fuse failure VT Information number 46, group warning Information number 47, group alarm

854

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Table 478: Input signals for the I103EF (ISEF-) function block
Signal BLOCK 51_EFFW 52_EFREV Description Block of status reporting Information number 51, earth-fault forward Information number 52, earth-fault reverse

Table 479: Input signals for the I103FltDis (IZ01-) function block
Signal BLOCK 64_STL1 65_STL2 66_STL3 67_STIN 84_STGEN 69_TRL1 70_TRL2 71_TRL3 68_TRGEN 74_FW 75_REV 78_ZONE1 79_ZONE2 80_ZONE3 81_ZONE4 82_ZONE5 76_TRANS 77_RECEV 73_SCL FLTLOC ARINPROG Description Block of status reporting Information number 64, start phase L1 Information number 65, start phase L2 Information number 66, start phase L3 Information number 67, start residual current IN Information number 84, start general Information number 69, trip phase L1 Information number 70, trip phase L2 Information number 71, trip phase L3 Information number 68, trip general Information number 74, forward/line Information number 75, reverse/bus Information number 78, zone 1 Information number 79, zone 2 Information number 79, zone 3 Information number 79, zone 4 Information number 79, zone 5 Information number 76, signal transmitted Information number 77, signal recevied Information number 73, fault location in ohm Faultlocator faultlocation valid (LMBRFLO-CALCMADE) Autorecloser in progress (SMBRREC- INPROGR)

Table 480: Input signals for the I103FltStd (IFL1-) function block
Signal BLOCK 64_STL1 65_STL2 66_STL3 67_STIN Description Block of status reporting Information number 64, start phase L1 Information number 65, start phase L2 Information number 66, start phase L3 Information number 67, start residual curent IN

855

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Signal 84_STGEN 69_TRL1 70_TRL2 71_TRL3 68_TRGEN 74_FW 75_REV 85_BFP 86_MTRL1 87_MTRL2 88_MTRL3 89_MTRN 90_IOC 91_IOC 92_IEF 93_IEF ARINPROG

Description Information number 84, start general Information number 69, trip phase L1 Information number 70, trip phase L2 Information number 71, trip phase L3 Information number 68, trip general Information number 74, forward/line Information number 75, reverse/bus Information number 85, breaker failure Information number 86, trip measuring system phase L1 Information number 87, trip measuring system phase L2 Information number 88, trip measuring system phase L3 Information number 89, trip measuring system neutral N Information number 90, over current trip, stage low Information number 91, over current trip, stage high Information number 92, earth-fault trip, stage low Information number 93, earth-fault trip, stage high Autorecloser in progress (SMBRREC- INPROGR)

Table 481: Input signals for the I103MeasUsr (IMU1-) function block
Signal BLOCK INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 Description Block of service value reporting Service value for measurement on input 1 Service value for measurement on input 2 Service value for measurement on input 3 Service value for measurement on input 4 Service value for measurement on input 5 Service value for measurement on input 6 Service value for measurement on input 7 Service value for measurement on input 8 Service value for measurement on input 9

856

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Table 482: Input signals for the I103Meas (IMM1-) function block
Signal BLOCK IL1 IL2 IL3 IN UL1 UL2 UL3 UL1L2 UN P Q F Description Block of service value reporting Service value for current phase L1 Service value for current phase L2 Service value for current phase L3 Service value for residual current IN Service value for voltage phase L1 Service value for voltage phase L2 Service value for voltage phase L3 Service value for voltage phase-phase L1-L2 Service value for residual voltage UN Service value for active power Service value for reactive power Service value for system frequency

Table 483: Output signals for the I103IEDCMD (ICMA-) function block
Signal 19-LEDRS 23-GRP1 24-GRP2 25-GRP3 26-GRP4 Description Information number 19, reset LEDs Information number 23, activate setting group 1 Information number 24, activate setting group 2 Information number 25, activate setting group 3 Information number 26, activate setting group 4

Table 484: Output signals for the I103CMD (ICMD-) function block
Signal 16-AR 17-DIFF 18-PROT Description Information number 16, block of autorecloser Information number 17, block of differential protection Information number 18, block of protection

Table 485: Output signals for the I103UserCMD (ICM1-) function block
Signal OUTPUT1 OUTPUT2 OUTPUT3 Description Command output 1 Command output 2 Command output 3

857

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Signal OUTPUT4 OUTPUT5 OUTPUT6 OUTPUT7 OUTPUT8

Description Command output 4 Command output 5 Command output 6 Command output 7 Command output 8

5.5

Setting parameters
Table 486: General settings for the I103SLM (IECC-) function
Parameter SlaveAddress BaudRate RevPolarity CycMeasRepTime Range 0 - 255 9600 Bd 19200 Bd Off On 1.0 - 3600.0 Step 1 0.1 Default 30 9600 Bd On 5.0 Unit Description Slave address Baudrate on serial line Invert polarity Cyclic reporting time of measurments

Table 487: General settings for the I103IEDCMD (ICMA-) function

Parameter FUNTYPE Range 1 - 255 Step 1 Default 255 Unit FunT Description Function type (1-255)

Table 488: General settings for the I103CMD (ICMD-) function

Parameter FUNTYPE Range 1 - 255 Step 1 Default 1 Unit FunT Description Function type (1-255)

Table 489: General settings for the I103IED (IEV1-) function

Parameter FUNTYPE Range 1 - 255 Step 1 Default 1 Unit FunT Description Function type (1-255)

858

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Table 490: General settings for the I103UserCMD (ICM1-) function

Parameter PULSEMOD T FUNTYPE INFNO_1 INFNO_2 INFNO_3 INFNO_4 INFNO_5 INFNO_6 INFNO_7 INFNO_8 Range 0-1 0.200 - 60.000 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 Step 1 0.001 1 1 1 1 1 1 1 1 1 Default 1 0.400 1 1 2 3 4 5 6 7 8 Unit Mode s FunT InfNo InfNo InfNo InfNo InfNo InfNo InfNo InfNo Description Pulse mode 0=Steady, 1=Pulsed Pulse length Function type (1-255) Information number for output 1 (1-255) Information number for output 2 (1-255) Information number for output 3 (1-255) Information number for output 4 (1-255) Information number for output 5 (1-255) Information number for output 6 (1-255) Information number for output 7 (1-255) Information number for output 8 (1-255)

Table 491: General settings for the I103UsrDef (IS01-) function

Parameter FUNTYPE INFNO_1 INFNO_2 INFNO_3 INFNO_4 INFNO_5 INFNO_6 INFNO_7 INFNO_8 Range 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 1 - 255 Step 1 1 1 1 1 1 1 1 1 Default 5 1 2 3 4 5 6 7 8 Unit FunT InfNo InfNo InfNo InfNo InfNo InfNo InfNo InfNo Description Function type (1-255) Information number for binary input 1 (1-255) Information number for binary input 2 (1-255) Information number for binary input 3 (1-255) Information number for binary input 4 (1-255) Information number for binary input 5 (1-255) Information number for binary input 6 (1-255) Information number for binary input 7 (1-255) Information number for binary input 8 (1-255)

859

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Table 492: General settings for the I103Superv (ISU1-) function

Parameter FUNTYPE Range 1 - 255 Step 1 Default 1 Unit FunT Description Function type (1-255)

Table 493: General settings for the I103EF (ISEF-) function

Parameter FUNTYPE Range 1 - 255 Step 1 Default 160 Unit FunT Description Function type (1-255)

Table 494: General settings for the I103FltDis (IZ01-) function

Parameter FUNTYPE Range 1 - 255 Step 1 Default 128 Unit FunT Description Function type (1-255)

Table 495: General settings for the I103FltStd (IFL1-) function

Parameter FUNTYPE Range 1 - 255 Step 1 Default 1 Unit FunT Description Function type (1-255)

Table 496: General settings for the I103MeasUsr (IMU1-) function

Parameter FUNTYPE INFNO RatedMeasur1 RatedMeasur2 RatedMeasur3 RatedMeasur4 RatedMeasur5 RatedMeasur6 RatedMeasur7 RatedMeasur8 RatedMeasur9 Range 1 - 255 1 - 255 0.05 10000000000.00 0.05 10000000000.00 0.05 10000000000.00 0.05 10000000000.00 0.05 10000000000.00 0.05 10000000000.00 0.05 10000000000.00 0.05 10000000000.00 0.05 10000000000.00 Step 1 1 0.05 0.05 0.05 0.05 0.05 0.05 0.05 0.05 0.05 Default 25 1 1000.00 1000.00 1000.00 1000.00 1000.00 1000.00 1000.00 1000.00 1000.00 Unit FunT InfNo Description Function type (1-255) Information number for measurands (1-255) Rated value for measurement on input 1 Rated value for measurement on input 2 Rated value for measurement on input 3 Rated value for measurement on input 4 Rated value for measurement on input 5 Rated value for measurement on input 6 Rated value for measurement on input 7 Rated value for measurement on input 8 Rated value for measurement on input 9

860

IEC 60870-5-103 communication protocol

Chapter 16 Station communication

Table 497: Basic general settings for the I103Meas (IMM1-) function
Parameter RatedIL1 RatedIL2 RatedIL3 RatedIN RatedUL1 RatedUL2 RatedUL3 RatedUL1-UL2 RatedUN RatedP RatedQ RatedF FUNTYPE Range 1 - 99999 1 - 99999 1 - 99999 1 - 99999 0.05 - 2000.00 0.05 - 2000.00 0.05 - 2000.00 0.05 - 2000.00 0.05 - 2000.00 0.00 - 2000.00 0.00 - 2000.00 50.0 - 60.0 1 - 255 Step 1 1 1 1 0.05 0.05 0.05 0.05 0.05 0.05 0.05 10.0 1 Default 3000 3000 3000 3000 230.00 230.00 230.00 400.00 230.00 1200.00 1200.00 50.0 1 Unit A A A A kV kV kV kV kV MW MVA Hz FunT Description Rated current phase L1 Rated current phase L2 Rated current phase L3 Rated residual current IN Rated voltage for phase L1 Rated voltage for phase L2 Rated voltage for phase L3 Rated voltage for phase-phase L1-L2 Rated residual voltage UN Rated value for active power Rated value for reactive power Rated system frequency Function type (1-255)

5.6

Technical data
Table 498: IEC 60870-5-103 communication protocol
Function Protocol Communication speed Value IEC 60870-5-103 9600, 19200 Bd

861

Automation bits (AUBI)

Chapter 16 Station communication

6
6.1

Automation bits (AUBI)

Introduction
The AUBI function block (or the automation bits function block) is used within the CAP tool in order to get into the configuration the commands coming through the DNP3.0 protocol. In this respect, this function block plays the same role as the BinGOOSEReceive (for IEC61850) or MultiCmdReceive (for LON).

6.2

Principle of operation
The AUBI function block have 32 individual outputs which each can be mapped as a Binary Output point in DNP. The output is operated by a "Object 12" in DNP. This object contains parameters for control-code, count, on-time and off-time. To operate a AUBI output point you send a control-code of latch-On, latch-Off, pulse-On, pulse-Off, Trip or Close. The remaining parameters will be regarded were appropriate. ex: pulse-On, on-time=100, off-time=300, count=5 would give you 5 positive 100 ms pulses, 300 ms apart. There is a BLOCK inputs signal, which will disable the operation of the function, in the same way the setting Operation: On/Off does. That means that upon activation of the BLOCK input, all 32 CMDBITxx outputs will be set on 0. The BLOCK acts like an overriding, the function still receiving data from the DNP master. Upon deactivation of BLOCK, all the 32 CMDBITxx outputs will be set by the DNP master again, momentarily. For the AUBI, the PSTO input determines the operator place. The command can be written to the block while in Remote. If PSTO is in Local then no change is applied to the outputs.

862

Automation bits (AUBI)

Chapter 16 Station communication

6.3

Function block
ABI1AutoBits BLOCK PSTO NAME1 NAME2 NAME3 NAME4 NAME5 NAME6 NAME7 NAME8 NAME9 NAME10 NAME11 NAME12 NAME13 NAME14 NAME15 NAME16 NAME17 NAME18 NAME19 NAME20 NAME21 NAME22 NAME23 NAME24 NAME25 NAME26 NAME27 NAME28 NAME29 NAME30 NAME31 NAME32 CMDBIT1 CMDBIT2 CMDBIT3 CMDBIT4 CMDBIT5 CMDBIT6 CMDBIT7 CMDBIT8 CMDBIT9 CMDBIT10 CMDBIT11 CMDBIT12 CMDBIT13 CMDBIT14 CMDBIT15 CMDBIT16 CMDBIT17 CMDBIT18 CMDBIT19 CMDBIT20 CMDBIT21 CMDBIT22 CMDBIT23 CMDBIT24 CMDBIT25 CMDBIT26 CMDBIT27 CMDBIT28 CMDBIT29 CMDBIT30 CMDBIT31 CMDBIT32

en06000504.vsd

Figure 366: AUBI function block

6.4

Input and output signals

Table 499: Input signals for the AutoBits (ABI1-) function block
Signal BLOCK PSTO Description Block of function Operator place selection

863

Automation bits (AUBI)

Chapter 16 Station communication

Table 500: Output signals for the AutoBits (ABI1-) function block
Signal CMDBIT1 CMDBIT2 CMDBIT3 CMDBIT4 CMDBIT5 CMDBIT6 CMDBIT7 CMDBIT8 CMDBIT9 CMDBIT10 CMDBIT11 CMDBIT12 CMDBIT13 CMDBIT14 CMDBIT15 CMDBIT16 CMDBIT17 CMDBIT18 CMDBIT19 CMDBIT20 CMDBIT21 CMDBIT22 CMDBIT23 CMDBIT24 CMDBIT25 CMDBIT26 CMDBIT27 CMDBIT28 CMDBIT29 CMDBIT30 CMDBIT31 CMDBIT32 Description Command out bit 1 Command out bit 2 Command out bit 3 Command out bit 4 Command out bit 5 Command out bit 6 Command out bit 7 Command out bit 8 Command out bit 9 Command out bit 10 Command out bit 11 Command out bit 12 Command out bit 13 Command out bit 14 Command out bit 15 Command out bit 16 Command out bit 17 Command out bit 18 Command out bit 19 Command out bit 20 Command out bit 21 Command out bit 22 Command out bit 23 Command out bit 24 Command out bit 25 Command out bit 26 Command out bit 27 Command out bit 28 Command out bit 29 Command out bit 30 Command out bit 31 Command out bit 32

864

Automation bits (AUBI)

Chapter 16 Station communication

6.5

Setting parameters
Table 501: Basic general settings for the AutoBits (ABI1-) function
Parameter Operation Range Off On Step Default Off Unit Description Operation Off / On

Table 502: Basic general settings for the DNP3 (DNP--) function
Parameter Operation Range Off ON Step Default Off Unit Description Operation mode Off / On

Table 503: Basic general settings for the DNP3Ch1RS485 (DNC1-) function
Parameter Operation BaudRate Range Off Serial-Mode 300 Bd 600 Bd 1200 Bd 2400 Bd 4800 Bd 9600 Bd 19200 Bd Four-wire Two-wire Step Default Off 9600 Bd Unit Description Operation mode Baud-rate for serial port

WireMode

Two-wire

RS485 wire mode

Table 504: Advanced general settings for the DNP3Ch1RS485 (DNC1-) function
Parameter DLinkConfirm Range Never Sometimes Always 0.000 - 60.000 0 - 255 0.000 - 60.000 5-8 1-2 No Even Odd Step Default Never Unit Description Data-link confirm

tDLinkTimeout DLinkRetries tRxToTxMinDel DataBits StopBits Parity

0.001 1 0.001 1 1 -

2.000 3 0.000 8 1 Even

s s -

Data-link confirm timeout in s Data-link maximum retries Rx to Tx minimum delay in s Data bits Stop bits Parity

865

Automation bits (AUBI)

Chapter 16 Station communication

Parameter RTSEnable tRTSWarmUp tRTSWarmDown tBackOffDelay tMaxRndDelBkOf

Range No Yes 0.000 - 60.000 0.000 - 60.000 0.000 - 60.000 0.000 - 60.000

Step 0.001 0.001 0.001 0.001

Default No 0.000 0.000 0.050 0.100

Unit s s s s

Description RTS enable RTS warm-up in s RTS warm-down in s RS485 back-off delay in s RS485 maximum back-off random delay in s

Table 505: Basic general settings for the DNP3Ch2TCPIP (DNC2-) function
Parameter Operation Range Off TCP/IP UDP-Only 1 - 65535 1 - 65535 1 - 65535 0 - 65535 Step Default Off Unit Description Operation mode

TCPIPLisPort UDPPortAccData UDPPortInitNUL UDPPortCliMast

1 1 1 1

20000 20000 20000 0

TCP/IP listen port UDP port to accept UDP datagrams from master UDP portfor initial NULL response UDP port to remote client/master

Table 506: Basic general settings for the DNP3Ch3TCPIP (DNC3-) function
Parameter Operation Range Off TCP/IP UDP-Only 1 - 65535 1 - 65535 1 - 65535 0 - 65535 Step Default Off Unit Description Operation mode

TCPIPLisPort UDPPortAccData UDPPortInitNUL UDPPortCliMast

1 1 1 1

20000 20000 20000 0

TCP/IP listen port UDP port to accept UDP datagrams from master UDP port for initial NULL response UDP port to remote client/master

866

Automation bits (AUBI)

Chapter 16 Station communication

Table 507: Basic general settings for the DNP3Ch4TCPIP (DNC4-) function
Parameter Operation Range Off TCP/IP UDP-Only 1 - 65535 1 - 65535 1 - 65535 0 - 65535 Step Default Off Unit Description Operation mode

TCPIPLisPort UDPPortAccData UDPPortInitNUL UDPPortCliMast

1 1 1 1

20000 20000 20000 0

TCP/IP listen port UDP port to accept UDP datagrams from master UDP port for initial NULL response UDP port to remote client/master

Table 508: Basic general settings for the DNP3Ch5TCPIP (DNC5-) function
Parameter Operation Range Off TCP/IP UDP-Only 1 - 65535 1 - 65535 1 - 65535 0 - 65535 Step Default Off Unit Description Operation mode

TCPIPLisPort UDPPortAccData UDPPortInitNUL UDPPortCliMast

1 1 1 1

20000 20000 20000 0

TCP/IP listen port UDP port to accept UDP datagrams from master UDP port for initial NULL response UDP port to remote client/master

Table 509: Basic general settings for the DNP3Mast1RS485 (DNM1-) function
Parameter Operation SlaveAddress MasterAddres Obj1DefVar Obj2DefVar Range Off ON 0 - 65519 0 - 65519 1:BISingleBit 2:BIWithStatus 1:BIChWithoutTime 2:BIChWithTime 3:BIChWithRelTime 1:DIChWithoutTime 2:DIChWithTime 3:DIChWithRelTime Step 1 1 Default Off 1 1 1:BISingleBit 3:BIChWithRelTime Unit Description Operation Off / On Slave address Master address Object 1, default variation Object 2, default variation

Obj4DefVar

3:DIChWithRelTime

Object 4, default variation

867

Automation bits (AUBI)

Chapter 16 Station communication

Parameter Obj10DefVar Obj20DefVar

Range 1:BO 2:BOStatus 1:BinCnt32 2:BinCnt16 5:BinCnt32WoutF 6:BinCnt16WoutF

Step -

Default 2:BOStatus 5:BinCnt32WoutF

Unit -

Description Object 10, default variation Object 20, default variation

Obj22DefVar

1:BinCnt32EvWout T 2:BinCnt16EvWout T 5:BinCnt32EvWith T 6:BinCnt16EvWith T 1:AI32Int 2:AI16Int 3:AI32IntWithoutF 4:AI16IntWithoutF 5:AI32FltWithF 6:AI64FltWithF -

1:BinCnt32EvWout T

Object 22, default variation

Obj30DefVar

3:AI32IntWithoutF

Object 30, default variation

Obj32DefVar

1:AI32IntEvWoutF 2:AI16IntEvWoutF 3:AI32IntEvWithFT 4:AI16IntEvWithFT 5:AI32FltEvWithF 6:AI64FltEvWithF 7:AI32FltEvWithFT 8:AI64FltEvWithFT

1:AI32IntEvWoutF

Object 32, default variation

Table 510: Advanced general settings for the DNP3Mast1RS485 (DNM1-) function
Parameter ValMasterAddr AddrQueryEnbl tApplConfTout ApplMultFrgRes Range No Yes No Yes 0.00 - 60.00 No Yes No Yes No Yes No Yes Step 0.01 Default Yes Yes 10.00 Yes Unit s Description Validate source (master) address Address query enable Application layer confim timeout Enable application for multiple fragment response Confirm each multiple fragment Unsolicited response enabled Unsolicited response sends when on-line

ConfMultFrag UREnable URSendOnline

Yes Yes No

868

Automation bits (AUBI)

Chapter 16 Station communication

Parameter UREvClassMask

Range Off Class 1 Class 2 Class 1 and 2 Class 3 Class 1 and 3 Class 2 and 3 Class 1, 2 and 3 0 - 10

Step -

Default Off

Unit -

Description Unsolicited response, event class mask

UROfflineRetry

Unsolicited response retries before off-line retry mode Unsolicited response retry delay in s Unsolicited response off-line retry delay in s Unsolicited response class 1 event count report treshold Unsolicited response class 1 event buffer timeout Unsolicited response class 2 event count report treshold Unsolicited response class 2 event buffer timeout Unsolicited response class 3 event count report treshold Unsolicited response class 3 event buffer timeout Delete oldest event when buffer is full Time synch timeout before error status is generated Time synchronization request after timeout Allow DNP to set time in IED Use average of 3 time requests Enable paired point Select timeout

tURRetryDelay tUROfflRtryDel UREvCntThold1

0.00 - 60.00 0.00 - 60.00 1 - 100

0.01 0.01 1

5.00 30.00 5

s s -

tUREvBufTout1

0.00 - 60.00

0.01

5.00

UREvCntThold2

1 - 100

tUREvBufTout2

0.00 - 60.00

0.01

5.00

UREvCntThold3

1 - 100

tUREvBufTout3

0.00 - 60.00

0.01

5.00

DelOldBufFull tSynchTimeout

No Yes 1 - 3600

No 1800

TSyncReqAfTout DNPToSetTime Averag3TimeReq PairedPoint tSelectTimeout

No Yes No Yes No Yes No Yes 1.0 - 60.0

0.1

Yes No No Yes 30.0

869

Automation bits (AUBI)

Chapter 16 Station communication

Table 511: Basic general settings for the DNP3Mast3TCPIP (DNM3-) function
Parameter Operation SlaveAddress MasterAddres ValMasterAddr MasterIP-Addr MasterIPNetMsk Obj1DefVar Obj2DefVar Range Off ON 0 - 65519 0 - 65519 No Yes 0 - 18 0 - 18 1:BISingleBit 2:BIWithStatus 1:BIChWithoutTime 2:BIChWithTime 3:BIChWithRelTime 1:DIChWithoutTime 2:DIChWithTime 3:DIChWithRelTime Step 1 1 1 1 Default Off 1 1 Yes 0.0.0.0 255.255.255.255 1:BISingleBit 3:BIChWithRelTime Unit Description Operation Off / On Slave address Master address Validate source (master) address Master IP-address Master IP net mask Object 1, default variation Object 2, default variation

Obj4DefVar

3:DIChWithRelTime

Object 4, default variation

870

Automation bits (AUBI)

Chapter 16 Station communication

Parameter Obj10DefVar Obj20DefVar

Range 1:BO 2:BOStatus 1:BinCnt32 2:BinCnt16 5:BinCnt32WoutF 6:BinCnt16WoutF

Step -

Default 2:BOStatus 5:BinCnt32WoutF

Unit -

Description Object 10, default variation Object 20, default variation

Obj22DefVar

1:BinCnt32EvWout T 2:BinCnt16EvWout T 5:BinCnt32EvWith T 6:BinCnt16EvWith T 1:AI32Int 2:AI16Int 3:AI32IntWithoutF 4:AI16IntWithoutF 5:AI32FltWithF 6:AI64FltWithF -

1:BinCnt32EvWout T

Object 22, default variation

Obj30DefVar

3:AI32IntWithoutF

Object 30, default variation

Obj32DefVar

1:AI32IntEvWoutF 2:AI16IntEvWoutF 3:AI32IntEvWithFT 4:AI16IntEvWithFT 5:AI32FltEvWithF 6:AI64FltEvWithF 7:AI32FltEvWithFT 8:AI64FltEvWithFT

1:AI32IntEvWoutF

Object 32, default variation

Table 512: Advanced general settings for the DNP3Mast3TCPIP (DNM3-) function
Parameter AddrQueryEnbl tApplConfTout ApplMultFrgRes Range No Yes 0.00 - 60.00 No Yes No Yes No Yes No Yes Step 0.01 Default Yes 10.00 Yes Unit s Description Address query enable Application layer confim timeout Enable application for multiple fragment response Confirm each multiple fragment Unsolicited response enabled Unsolicited response sends when on-line

ConfMultFrag UREnable URSendOnline

Yes Yes No

871

Automation bits (AUBI)

Chapter 16 Station communication

Parameter UREvClassMask

Range Off Class 1 Class 2 Class 1 and 2 Class 3 Class 1 and 3 Class 2 and 3 Class 1, 2 and 3 0 - 10

Step -

Default Off

Unit -

Description Unsolicited response, event class mask

UROfflineRetry

Unsolicited response retries before off-line retry mode Unsolicited response retry delay in s Unsolicited response off-line retry delay in s Unsolicited response class 1 event count report treshold Unsolicited response class 1 event buffer timeout Unsolicited response class 2 event count report treshold Unsolicited response class 2 event buffer timeout Unsolicited response class 3 event count report treshold Unsolicited response class 3 event buffer timeout Delete oldest event when buffer is full Time synch timeout before error status is generated Time synchronization request after timeout Allow DNP to set time in IED

tURRetryDelay tUROfflRtryDel UREvCntThold1

0.00 - 60.00 0.00 - 60.00 1 - 100

0.01 0.01 1

5.00 30.00 5

s s -

tUREvBufTout1

0.00 - 60.00

0.01

5.00

UREvCntThold2

1 - 100

tUREvBufTout2

0.00 - 60.00

0.01

5.00

UREvCntThold3

1 - 100

tUREvBufTout3

0.00 - 60.00

0.01

5.00

DelOldBufFull tSynchTimeout

No Yes 1 - 3600

No 1800

TSyncReqAfTout DNPToSetTime

No Yes No Yes

Yes No

872

Automation bits (AUBI)

Chapter 16 Station communication

Parameter Averag3TimeReq PairedPoint tSelectTimeout tBrokenConTout tKeepAliveT

Range No Yes No Yes 1.0 - 60.0 0 - 3600 0 - 3600

Step 0.1 1 1

Default No Yes 30.0 0 10

Unit s s s

Description Use average of 3 time requests Enable paired point Select timeout Broken connection timeout Keep-Alive timer

Table 513: Basic general settings for the DNP3Mast4TCPIP (DNM4-) function
Parameter Operation SlaveAddress MasterAddres ValMasterAddr MasterIP-Addr MasterIPNetMsk Obj1DefVar Obj2DefVar Range Off ON 0 - 65519 0 - 65519 No Yes 0 - 18 0 - 18 1:BISingleBit 2:BIWithStatus 1:BIChWithoutTime 2:BIChWithTime 3:BIChWithRelTime 1:DIChWithoutTime 2:DIChWithTime 3:DIChWithRelTime Step 1 1 1 1 Default Off 1 1 Yes 0.0.0.0 255.255.255.255 1:BISingleBit 3:BIChWithRelTime Unit Description Operation Off / On Slave address Master address Validate source (master) address Master IP-address Master IP net mask Object 1, default variation Object 2, default variation

Obj4DefVar

3:DIChWithRelTime

Object 4, default variation

873

Automation bits (AUBI)

Chapter 16 Station communication

Parameter Obj10DefVar Obj20DefVar

Range 1:BO 2:BOStatus 1:BinCnt32 2:BinCnt16 5:BinCnt32WoutF 6:BinCnt16WoutF

Step -

Default 2:BOStatus 5:BinCnt32WoutF

Unit -

Description Object 10, default variation Object 20, default variation

Obj22DefVar

1:BinCnt32EvWout T 2:BinCnt16EvWout T 5:BinCnt32EvWith T 6:BinCnt16EvWith T 1:AI32Int 2:AI16Int 3:AI32IntWithoutF 4:AI16IntWithoutF 5:AI32FltWithF 6:AI64FltWithF -

1:BinCnt32EvWout T

Object 22, default variation

Obj30DefVar

3:AI32IntWithoutF

Object 30, default variation

Obj32DefVar

1:AI32IntEvWoutF 2:AI16IntEvWoutF 3:AI32IntEvWithFT 4:AI16IntEvWithFT 5:AI32FltEvWithF 6:AI64FltEvWithF 7:AI32FltEvWithFT 8:AI64FltEvWithFT

1:AI32IntEvWoutF

Object 32, default variation

Table 514: Advanced general settings for the DNP3Mast4TCPIP (DNM4-) function
Parameter AddrQueryEnbl tApplConfTout ApplMultFrgRes Range No Yes 0.00 - 60.00 No Yes No Yes No Yes No Yes Step 0.01 Default Yes 10.00 Yes Unit s Description Address query enable Application layer confim timeout Enable application for multiple fragment response Confirm each multiple fragment Unsolicited response enabled Unsolicited response sends when on-line

ConfMultFrag UREnable URSendOnline

Yes Yes No

874

Automation bits (AUBI)

Chapter 16 Station communication

Parameter UREvClassMask

Range Off Class 1 Class 2 Class 1 and 2 Class 3 Class 1 and 3 Class 2 and 3 Class 1, 2 and 3 0 - 10

Step -

Default Off

Unit -

Description Unsolicited response, event class mask

UROfflineRetry

Unsolicited response retries before off-line retry mode Unsolicited response retry delay in s Unsolicited response off-line retry delay in s Unsolicited response class 1 event count report treshold Unsolicited response class 1 event buffer timeout Unsolicited response class 2 event count report treshold Unsolicited response class 2 event buffer timeout Unsolicited response class 3 event count report treshold Unsolicited response class 3 event buffer timeout Delete oldest event when buffer is full Time synch timeout before error status is generated Time synchronization request after timeout Allow DNP to set time in IED

tURRetryDelay tUROfflRtryDel UREvCntThold1

0.00 - 60.00 0.00 - 60.00 1 - 100

0.01 0.01 1

5.00 30.00 5

s s -

tUREvBufTout1

0.00 - 60.00

0.01

5.00

UREvCntThold2

1 - 100

tUREvBufTout2

0.00 - 60.00

0.01

5.00

UREvCntThold3

1 - 100

tUREvBufTout3

0.00 - 60.00

0.01

5.00

DelOldBufFull tSynchTimeout

No Yes 1 - 3600

No 1800

TSyncReqAfTout DNPToSetTime

No Yes No Yes

Yes No

875

Automation bits (AUBI)

Chapter 16 Station communication

Parameter Averag3TimeReq PairedPoint tSelectTimeout tBrokenConTout tKeepAliveT

Range No Yes No Yes 1.0 - 60.0 0 - 3600 0 - 3600

Step 0.1 1 1

Default No Yes 30.0 0 10

Unit s s s

Description Use average of 3 time requests Enable paired point Select timeout Broken connection timeout Keep-Alive timer

876

Single command, 16 signals (CD)

Chapter 16 Station communication

7
7.1

Single command, 16 signals (CD)

Introduction
The IEDs can receive commands either from a substation automation system or from the local human-machine interface, LHMI. The command function block has outputs that can be used, for example, to control high voltage apparatuses or for other user defined functionality.

7.2

Principle of operation
The single command function consists of a function block CD for 16 binary output signals. The outputs can be individually controlled from a substation automation system or from the local HMI. Each output signal can be given a name with a maximum of 13 characters from the CAP configuration tool. The output signals can be of the types Off, Steady, or Pulse. This configuration setting is done via the LHMI or PCM 600 and is common for the whole function block. The length of the output pulses are 100 ms. In steady mode the function block has a memory to remember the output values at power interruption of the IED. Also a BLOCK input is available used to block the updating of the outputs. The output signals, here OUT1 to OUT16, are then available for configuration to built-in functions or via the configuration logic circuits to the binary outputs of the IED.

7.3

Function block
CD01SingleCmd BLOCK NAME1 NAME2 NAME3 NAME4 NAME5 NAME6 NAME7 NAME8 NAME9 NAME10 NAME11 NAME12 NAME13 NAME14 NAME15 NAME16 OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 OUT16

en05000698.vsd

877

Single command, 16 signals (CD)

Chapter 16 Station communication

7.4

Input and output signals

Table 515: Input signals for the SingleCmd (CD01-) function block
Signal BLOCK Description Block single command function

Table 516: Output signals for the SingleCmd (CD01-) function block
Signal OUT1 OUT2 OUT3 OUT4 OUT5 OUT6 OUT7 OUT8 OUT9 OUT10 OUT11 OUT12 OUT13 OUT14 OUT15 OUT16 Description Single command output 1 Single command output 2 Single command output 3 Single command output 4 Single command output 5 Single command output 6 Single command output 7 Single command output 8 Single command output 9 Single command output 10 Single command output 11 Single command output 12 Single command output 13 Single command output 14 Single command output 15 Single command output 16

7.5

Setting parameters
Table 517: Basic general settings for the SingleCmd (CD01-) function
Parameter Mode Range Off Steady Pulsed Step Default Off Unit Description Operation mode

878

Multiple command (CM) and Multiple transmit (MT)

Chapter 16 Station communication

8
8.1

Multiple command (CM) and Multiple transmit (MT)

Introduction
The IED may be provided with a function to send and receive signals to and from other IEDs via the interbay bus. The send and receive function blocks has 16 outputs/inputs that can be used, together with the configuration logic circuits, for control purposes within the IED or via binary outputs. When it is used to communicate with other IEDs, these IEDs have a corresponding Multiple transmit function block with 16 outputs to send the information received by the command block.

8.2

Principle of operation
Two multiple transmit function blocks MT01-MT02 and 8 slow multiple transmit function blocks MT03-MT10 are available in IED 670. Sixteen signals can be connected and they will then be sent to the multiple command block in the other IED. The connections are set with the LON Network Tool (LNT). Twelve multiple command function block CM12 with fast execution time and 48 multiple command function blocks CM13-CM60 with slower execution time are available in the IED 670s. The multiple command function block has 16 outputs combined in one block, which can be controlled from other IEDs. The output signals, here OUT1 to OUT16, are then available for configuration to built-in functions or via the configuration logic circuits to the binary outputs of the terminal. The command function also has a supervision function, which sets the output VALID to 0 if the block did not receive data within set maximum time.

8.3
8.3.1

Design
General The output signals can be of the types Off, Steady, or Pulse. The setting is done on the MODE settings, common for the whole block, from the PCM 600 setting tool. 0 = Off sets all outputs to 0, independent of the values sent from the station level, that is, the operator station or remote-control gateway. 1 = Steady sets the outputs to a steady signal 0 or 1, depending on the values sent from the station level. 2 = Pulse gives a pulse with one execution cycle duration, if a value sent from the station level is changed from 0 to 1. That means that the configured logic connected to the command function blocks may not have a cycle time longer than the execution cycle time for the command function block.

879

Multiple command (CM) and Multiple transmit (MT)

Chapter 16 Station communication

8.4

Function block
CM01MultiCmd BLOCK ERROR NEWDATA OUTPUT1 OUTPUT2 OUTPUT3 OUTPUT4 OUTPUT5 OUTPUT6 OUTPUT7 OUTPUT8 OUTPUT9 OUTPUT10 OUTPUT11 OUTPUT12 OUTPUT13 OUTPUT14 OUTPUT15 OUTPUT16 VALID en06000007.vsd

Figure 367: CM function block

MT01MultiTransm BLOCK INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 INPUT10 INPUT11 INPUT12 INPUT13 INPUT14 INPUT15 INPUT16 ERROR

en06000008.vsd

Figure 368: MT function block

8.5

Input and output signals

Table 518: Input signals for the MultiCmd (CM01-) function block
Signal BLOCK Description Block of function

880

Multiple command (CM) and Multiple transmit (MT)

Chapter 16 Station communication

Table 519: Input signals for the MultiTransm (MT01-) function block
Signal BLOCK INPUT1 INPUT2 INPUT3 INPUT4 INPUT5 INPUT6 INPUT7 INPUT8 INPUT9 INPUT10 INPUT11 INPUT12 INPUT13 INPUT14 INPUT15 INPUT16 Description Block of function Input 1 Input 2 Input 3 Input 4 Input 5 Input 6 Input 7 Input 8 Input 9 Input 10 Input 11 Input 12 Input 13 Input 14 Input 15 Input 16

Table 520: Output signals for the MultiCmd (CM01-) function block
Signal ERROR NEWDATA OUTPUT1 OUTPUT2 OUTPUT3 OUTPUT4 OUTPUT5 OUTPUT6 OUTPUT7 OUTPUT8 OUTPUT9 OUTPUT10 OUTPUT11 OUTPUT12 Description MultiReceive error New data is received Output 1 Output 2 Output 3 Output 4 Output 5 Output 6 Output 7 Output 8 Output 9 Output 10 Output 11 Output 12

881

Multiple command (CM) and Multiple transmit (MT)

Chapter 16 Station communication

Signal OUTPUT13 OUTPUT14 OUTPUT15 OUTPUT16 VALID

Description Output 13 Output 14 Output 15 Output 16 Output data is valid

Table 521: Output signals for the MultiTransm (MT01-) function block
Signal ERROR Description MultiSend error

8.6

Setting parameters
Table 522: General settings for the MultiCmd (CM01-) function
Parameter tMaxCycleTime Range 0.050 - 200.000 Step 0.001 Default 11.000 Unit s Description Maximum cycle time between receptions of input data Minimum cycle time between receptions of input data Mode for output signals Pulse length for multi command outputs

tMinCycleTime

0.000 - 200.000

0.001

0.000

Mode tPulseTime

Steady Pulsed 0.000 - 60.000

0.001

Steady 0.200

Table 523: General settings for the MultiTransm (MT01-) function

Parameter tMaxCycleTime Range 0.000 - 200.000 Step 0.001 Default 5.000 Unit s Description Maximum time interval between transmission of output data Minimum time interval between transmission of output data

tMinCycleTime

0.000 - 200.000

0.001

0.000

882

About this chapter

Chapter 17 Remote communication

Chapter 17 Remote communication

About this chapter This chapter describes the Binary signal transfer function and associated hardware functionality. The way the functions work, their setting parameters, function blocks, input and output signals, and technical data are included for each function.

883

Binary signal transfer to remote end

Chapter 17 Remote communication

Binary signal transfer to remote end

Function block name: BSR--, BST-ANSI number: IEC 61850 logical node name: BSDGGIO IEC 60617 graphical symbol:

Function block name: BRx--;BTx-ANSI number: IEC 61850 logical node name: BSTGGIO

IEC 60617 graphical symbol:

1.1

Introduction
The remote end data communication is used either for the transmission of current values together with maximum 8 binary signals in the line differential protection in RED670, or for transmission of only binary signals, up to 192 signals, in the other 600 series IEDs. The binary signals are freely configurable and can thus be used for any purpose e.g. communication scheme related signals, transfer trip and/or other binary signals between IEDs. Communication between two IEDs requires that each IED is equipped with an LDCMs (Line Data Communication Module). The LDCMs are then interfaces to a 64 kbit/s communication channel for duplex communication between the IEDs. Each IED can be equipped with up to four LDCMs, thus enabling communication with four remote IEDs.

1.2

Principle of operation
The communication is made on standard ITU (CCITT) PCM digital 64 kbit/s channels. It is a two-way communication where telegrams are sent every 5 ms (same in 50 Hz and 60 Hz), exchanging information between two IEDs. The format used is C37.94 and one telegram consists of start and stop flags, address, data to be transmitted, Cyclic Redundancy Check (CRC) and Yellow bit (which is associated with C37.94).

Start flag 8 bits

Information n x 16 bits

CRC 16 bits

Stop flag 8 bits

en01000134.vsd

Figure 369: Data message structure

884

Binary signal transfer to remote end

Chapter 17 Remote communication

The start and stop flags are the 0111 1110 sequence (7E hexadecimal), defined in the HDLC standard. The CRC is designed according to the standard CRC16 definition. The optional address field in the HDLC frame is not used instead a separate addressing is included in the data field. The address field is used for checking that the received message originates from the correct equipment. There is always a risk that multiplexers occasionally mix the messages up. Each terminal in the system is given a number. The terminal is then programmed to accept messages from a specific terminal number. If the CRC function detects a faulty message, the message is thrown away and not used in the evaluation. When the communication is used for line differential purpose, the transmitted data consists of three currents, clock information, trip-, block- and alarm-signals and eight binary signals which can be used for any purpose. The three currents are represented as sampled values. When the communication is used exclusively for binary signals, the full data capacity of the communication channel is used for the binary signal purpose which gives the capacity of 192 signals.

1.3

Function block Note!

The function blocks are not represented in CAP 531 configuration tool. The signals appear only in the SMT tool when a LDCM is included in the configuration with the function selector tool. In the SMT tool they can be mapped to the desired virtual input (SMBI) of the IED670 and used internally in the configuration.

885

Binary signal transfer to remote end

Chapter 17 Remote communication

CRM1LDCMRecBinStat COMFAIL YBIT NOCARR NOMESS ADDRERR LNGTHERR CRCERROR TRDELERR SYNCERR REMCOMF REMGPSER SUBSTITU LOWLEVEL en07000043.vsd
CRM2LDCMRecBinStat COMFAIL YBIT NOCARR NOMESS ADDRERR LNGTHERR CRCERROR TRDELERR SYNCERR REMCOMF REMGPSER SUBSTITU LOWLEVEL en07000044.vsd

Figure 370: CRM function blocks

CRB1LDCMRecBinStat COMFAIL YBIT NOCARR NOMESS ADDRERR LNGT HERR CRCERROR REMCOMF LOWLEVEL en05000451.vsd

Figure 371: CRB function block

886

Binary signal transfer to remote end

Chapter 17 Remote communication

1.4

Input and output signals

Table 524: Output signals for the LDCMRecBinStat (CRM1-) function block
Signal COMFAIL YBIT NOCARR NOMESS ADDRERR LNGTHERR CRCERROR TRDELERR SYNCERR REMCOMF REMGPSER SUBSTITU LOWLEVEL Description Detected error in the differential communication Detected error in remote end with incoming message No carrier is detected in the incoming message No start and stop flags identified for the incoming message Incoming message from a wrong terminal Wrong length of the incoming message Identified error by CRC check in incoming message Transmission time is longer than permitted Indicates when echo synchronication is used Remote terminal indicates problem with received message Remote terminal indicates problem with GPS synchronization Link error, values are substituted Low signal level on the receive link

Table 525: Output signals for the LDCMRecBinStat (CRM2-) function block
Signal COMFAIL YBIT NOCARR NOMESS ADDRERR LNGTHERR CRCERROR TRDELERR SYNCERR REMCOMF REMGPSER SUBSTITU LOWLEVEL Description Detected error in the differential communication Detected error in remote end with incoming message No carrier is detected in the incoming message No start and stop flags identified for the incoming message Incoming message from a wrong terminal Wrong length of the incoming message Identified error by CRC check in incoming message Transmission time is longer than permitted Indicates when echo synchronication is used Remote terminal indicates problem with received message Remote terminal indicates problem with GPS synchronization Link error, values are substituted Low signal level on the receive link

887

Binary signal transfer to remote end

Chapter 17 Remote communication

Table 526: Output signals for the LDCMRecBinStat (CRB1-) function block
Signal COMFAIL YBIT NOCARR NOMESS ADDRERR LNGTHERR CRCERROR REMCOMF LOWLEVEL Description Detected error in the differential communication Detected error in remote end with incoming message No carrier is detected in the incoming message No start and stop flags identified for the incoming message Incoming message from a wrong terminal Wrong length of the incoming message Identified error by CRC check in incoming message Remote terminal indicates problem with received message Low signal level on the receive link

1.5

Setting parameters
Table 527: Basic general settings for the LDCMRecBinStat (CRM1-) function
Parameter ChannelMode Range Off ON OutOfService 0 - 255 Step Default ON Unit Description Channel mode of LDCM, 0=OFF, 1=ON, 2=OutOfService Terminal number used for line differential communication Terminal number on remote terminal Diff Synchronization mode of LDCM, 0=ECHO, 1=GPS Operation mode when GPS synchroniation signal is lost Com Synchronization mode of LDCM, 0=Slave, 1=Master Transmission power for LDCM, 0=Low, 1=High Summation mode for transmitted current values

TerminalNo

RemoteTermNo DiffSync

0 - 255 ECHO GPS Block Echo Slave Master LowPower HighPower CT-GRP1 CT-GRP2 CT-SUM CT-DIFF1 CT-DIFF2 5 - 500

1 -

0 ECHO

GPSSyncErr

Block

CommSync

Slave

OptoPower TransmCurr

LowPower CT-GRP1

ComFailAlrmDel

10

ms

Time delay before communication error signal is activated

888

Binary signal transfer to remote end

Chapter 17 Remote communication

Parameter ComFailResDel

Range 5 - 500

Step 5

Default 10

Unit ms

Description Reset delay before communication error signal is reset Time delay before switching in redundant channel Time delay before switching back from redundant channel Asymmetric delay when communication use echo synch. Max allowed transmission delay Compression range

RedChSwTime RedChRturnTime

5 - 500 5 - 500

5 5

5 100

ms ms

AsymDelay

-20.00 - 20.00

0.01

0.00

ms

MaxTransmDelay CompRange

0 - 40 0-10kA 0-25kA 0-50kA 0-150kA 200 - 2000 200 - 1000 Off ON

1 -

20 0-25kA

ms -

MaxtDiffLevel DeadbandtDiff InvertPolX21

1 1 -

600 300 Off

us us -

Maximum time diff for ECHO back-up Deadband for t Diff Invert polarization for X21 communication

Table 528: Basic general settings for the LDCMRecBinStat (CRM2-) function
Parameter ChannelMode Range Off ON OutOfService 0 - 255 Step Default ON Unit Description Channel mode of LDCM, 0=OFF, 1=ON, 2=OutOfService Terminal number used for line differential communication Terminal number on remote terminal Diff Synchronization mode of LDCM, 0=ECHO, 1=GPS Operation mode when GPS synchroniation signal is lost Com Synchronization mode of LDCM, 0=Slave, 1=Master Transmission power for LDCM, 0=Low, 1=High

TerminalNo

RemoteTermNo DiffSync

0 - 255 ECHO GPS Block Echo Slave Master LowPower HighPower

1 -

0 ECHO

GPSSyncErr

Block

CommSync

Slave

OptoPower

LowPower

889

Binary signal transfer to remote end

Chapter 17 Remote communication

Parameter TransmCurr

Range CT-GRP1 CT-GRP2 CT-SUM CT-DIFF1 CT-DIFF2 RedundantChannel 5 - 500

Step -

Default CT-GRP1

Unit -

Description Summation mode for transmitted current values

ComFailAlrmDel

10

ms

Time delay before communication error signal is activated Reset delay before communication error signal is reset Time delay before switching in redundant channel Time delay before switching back from redundant channel Asymmetric delay when communication use echo synch. Max allowed transmission delay Compression range

ComFailResDel

5 - 500

10

ms

RedChSwTime RedChRturnTime

5 - 500 5 - 500

5 5

5 100

ms ms

AsymDelay

-20.00 - 20.00

0.01

0.00

ms

MaxTransmDelay CompRange

0 - 40 0-10kA 0-25kA 0-50kA 0-150kA 200 - 2000 200 - 1000 Off ON

1 -

20 0-25kA

ms -

MaxtDiffLevel DeadbandtDiff InvertPolX21

1 1 -

600 300 Off

us us -

Maximum time diff for ECHO back-up Deadband for t Diff Invert polarization for X21 communication

890

Binary signal transfer to remote end

Chapter 17 Remote communication

Table 529: Basic general settings for the LDCMRecBinStat (CRB1-) function
Parameter ChannelMode Range Off On OutOfService 0 - 255 Step Default On Unit Description Channel mode of LDCM, 0=OFF, 1=ON, 2=OutOfService Terminal number used for line differential communication Terminal number on remote terminal Com Synchronization mode of LDCM, 0=Slave, 1=Master Transmission power for LDCM, 0=Low, 1=High Time delay before communication error signal is activated Reset delay before communication error signal is reset Invert polarization for X21 communication

TerminalNo

RemoteTermNo CommSync

0 - 255 Slave Master LowPower HighPower 5 - 500

1 -

0 Slave

OptoPower ComFailAlrmDel

LowPower 10

ms

ComFailResDel

5 - 500

10

ms

InvertPolX21

Off On

Off

891

Binary signal transfer to remote end

Chapter 17 Remote communication

892

About this chapter

Chapter 18 Hardware

Chapter 18 Hardware
About this chapter This chapter includes descriptions of the different hardware modules. It includes diagrams from different elevations indicating the location of connection terminals and modules.

893

Overview

Chapter 18 Hardware

1
1.1

Overview
Variants of case- and HMI display size

xx04000458.eps

Figure 372: 1/2 19 case with medium HMI display.

xx04000459.eps

Figure 373: 1/2 19 case with small HMI display.

894

Overview

Chapter 18 Hardware

Figure 374: 3/4 19 case with medium HMI display.

xx05000763.eps

Figure 375: 3/4 19 case with small HMI display.

895

Overview

Chapter 18 Hardware

xx04000460.eps

Figure 376: 1/1 19 case with medium HMI display.

xx04000461.eps

Figure 377: 1/1 19 case with small HMI display.

896

Overview

Chapter 18 Hardware

1.2

Case from the rear side

Table 530: Designations for 1/2 x 19 casing with 1 TRM slot

Module PSM BIM, BOM, SOM or IOM BIM, BOM, SOM, IOM or GSM SLM IRIG-B 1) OEM RS485 or LDCM 2) 3) LDCM 2) TRM

Rear Positions X11 X31 and X32 etc. to X51 and X52 X51, X52 X301:A, B, C, D X302 X311:A, B, C, D X312 X313 X401

1) IRIG-B installation, when included in seat P30:2 2) LDCM installation sequence: P31:2 or P31:3 3) RS485 installation, when included in seat P31:2 Note! 1 One LDCM can be included depending of availability of IRIG-B respective RS485 modules.

897

Overview

Chapter 18 Hardware

Table 531: Designations for 3/4 x 19 casing with 1 TRM slot

Module PSM BIM, BOM, SOM, IOM or MIM BIM, BOM, SOM, IOM, MIM or GSM SLM IRIG-B or LDCM 1) 2) LDCM 2) OEM RS485 or LDCM 2) 3) LDCM 2) TRM

Rear Positions X11 X31 and X32 etc. to X101 and X102 X101, X102 X301:A, B, C, D X302 X303 X311:A, B, C, D X312 X313 X401

1) IRIG-B installation, when included in seat P30:2 2) LDCM installation sequence: P31:2, P31:3, P30:2 and P30:3 3) RS482 installation, when included in seat P31:2 Note! 2-4 LDCM can be included depending of availability of IRIG-B respective RS485 modules.

898

Overview

Chapter 18 Hardware

Table 532: Designations for 3/4 x 19 casing with 2 TRM slot

Module PSM BIM, BOM, SOM, IOM or MIM BIM, BOM, SOM, IOM, MIM or GSM SLM IRIG-B or LDCM 1,2) LDCM 2) OEM RS485 or LDCM 2) 3) LDCM 2) LDCM 2) LDCM 2) TRM 1 TRM 2

Rear Positions X11 X31 and X32 etc. to X71 and X72 X71, X72 X301:A, B, C, D X302 X303 X311:A, B, C, D X312 X313 X322 X323 X401 X411

1) IRIG-B installation, when included in seat P30:2 2) LDCM installation sequence: P31:2, P31:3, P32:2, P32:3, P30:2 and P30:3 3) RS485 installation, when included in seat P31:2 Note! 2-4 LDCM can be included depending of availability of IRIG-B respective RS485 modules.

899

Overview

Chapter 18 Hardware

Table 533: Designations for 1/1 x 19 casing with 1 TRM slot

Module PSM BIM, BOM, SOM, IOM or MIM BIM, BOM, SOM, IOM, MIM or GSM SLM IRIG-B or LDCM 1,2) LDCM 2) OEM RS485 or LDCM 2) 3) LDCM 2) TRM

Rear Positions X11 X31 and X32 etc. to X161 and X162 X161, X162 X301:A, B, C, D X302 X303 X311:A, B, C, D X312 X313 X401

1) IRIG-B installation, when included in seat P30:2 2) LDCM installation sequence: P31:2, P31:3, P30:2 and P30:3 3) RS485 installation, when included in seat P31:2 Note! 2-4 LDCM can be included depending of availability of IRIG-B respective RS485 modules.

Table 534: Designations for 1/1 x 19 casing with 2 TRM slots

900

Overview

Chapter 18 Hardware

Module PSM BIM, BOM, SOM, IOM or MIM BIM, BOM, SOM, IOM, MIM or GSM SLM IRIG-B or LDCM 1,2) LDCM 2) OEM

Rear Positions X11 X31 and X32 etc. to X131 and X132 X131, X132 X301:A, B, C, D X302 X303 X311:A, B, C, D

RS485 or LDCM 2) X312 3) LDCM 2) LDCM 2) LDCM 2) TRM 1 TRM 2 X313 X322 X323 X401 X411

1) IRIG-B installation, when included in seat P30:2 2) LDCM installation sequence: P31:2, P31:3, P32:2, P32:3, P30:2 and P30:3 3) RS485 installation, when included in seat P31:2 Note! 2-4 LDCM can be included depending of availability of IRIG-B respective RS485 modules.

901

Hardware modules

Chapter 18 Hardware

2
2.1

Hardware modules
Overview
Table 535: Basic modules, always included
Module Combined backplane module (CBM) Description A backplane PCB that carries all internal signals between modules in an IED. Only the TRM is not connected directly to this board. A backplane PCB that forms part of the IED backplane with connectors for TRM, ADM etc. Including a regulated DC/DC converter that supplies auxiliary voltage to all static circuits. Numerical module (NUM) An internal fail alarm output is available.

Universal backplane module (UBM) Power supply module (PSM)

Module for overall application control. All information is processed or passed through this module, such as configuration, settings and communication. The module consists of LED:s, an LCD, a push button keyboard and an ethernet connector used to connect a PC to the IED. Transformer module that galvanically separates the internal circuits from the VT and CT circuits. It has 12 analog inputs. Slot mounted PCB with A/D conversion.

Local Human machine interface (LHMI)

Transformer input module (TRM)

Analog digital conversion module (ADM)

Table 536: Application specific modules

Module Binary input module (BIM) Binary output module (BOM) Binary I/O module (IOM) Line data communication modules (LDCM) Description Module with 16 optically isolated binary inputs Module with 24 single outputs or 12 double-pole command outputs including supervision function Module with 8 optically isolated binary inputs, 10 outputs and 2 fast signalling outputs. Modules used for digital communication to remote terminal.

Serial SPA/LON/IEC 60870-5-103 communication Used for SPA/LON/IEC 608705103 communication modules (SLM) Optical ethernet module (OEM) mA input module (MIM) GPS time synchronization module (GSM) PMC board for IEC 61850 based communication. Analog input module with 6 independent, galvanically separated channels. Used to provide the IED with GPS time synchronization.

902

Hardware modules

Chapter 18 Hardware

2.2
2.2.1

Combined backplane module (CBM)

Introduction The combined backplane module (CBM) carries signals between modules in an IED. Functionality The Compact PCI makes 3.3V or 5V signaling in the backplane possible. The CBM backplane and connected modules are 5V PCI-compatible. Some pins on the Compact PCI connector are connected to the CAN bus, to be able to communicate with CAN based modules. If a modules self test discovers an error it informs other modules using the Internal Fail signal IRF.

2.2.2

2.2.3

Design There are two basic versions of the CBM: with 3 Compact PCI connectors and a number of euro connectors depending on the IED case size. One Compact PCI connector is used by NUM and two are used by other PCI modules, for example two ADMs in IEDs with two TRMs. See figure 379 with 2 Compact PCI connectors and a number of euro connectors depending on the IED case size. One Compact PCI connector is used by NUM and one is used by for example an ADM in IEDs with one TRM. See figure 378

Each PCI connector consists of 2 compact PCI receptacles. The euro connectors are connected to the CAN bus and used for I/O modules and power supply.

903

Hardware modules

Chapter 18 Hardware

2
en05000516.vsd

Pos 1 2

Description CAN slots CPCI slots

Figure 378: CBM for 1 TRM.

2 en05000755.vsd

Pos 1 2

Description CAN slots CPCI slots

Figure 379: CBM for 2 TRM.

904

Hardware modules

Chapter 18 Hardware

en05000756.vsd

Pos Description 1 CBM

Figure 380: CBM position, rear view.

2.3
2.3.1

Universal backplane module (UBM)

Introduction The Universal Backplane Module (UBM) is part of the IED backplane and is mounted above the CBM. It connects the Transformer input module (TRM) to the Analog digital conversion module (ADM) and the Numerical module (NUM). Functionality The Universal Backplane Module connects the CT and VT analog signals from the transformer input module to the analog digital converter module. The Numerical processing module (NUM) is also connected to the UBM. The ethernet contact on the front panel as well as the internal ethernet contacts are connected to the UBM which provides the signal path to the NUM board. Design It connects the Transformer input module (TRM) to the Analog digital conversion module (ADM) and the Numerical module (NUM). The UBM exists in 2 versions. for IEDs with two TRM and two ADM. It has four 48 pin euro connectors and one 96 pin euro connector, see figure 382 for IEDs with one TRM and one ADM. It has two 48 pin euro connectors and one 96 pin euro connector, see figure 383.

2.3.2

2.3.3

905

Hardware modules

Chapter 18 Hardware

The 96 pin euro connector is used to connect the NUM board to the backplane. The 48 pin connectors are used to connect the TRM and ADM.

TRM

ADM

NUM AD Data
X1 X2 X4

X3

RS485 X10 X10

Front port

Ethernet

LHMI connection
Ethernet X5

en05000489.vsd

Figure 381: UBM block diagram.

en05000757.vsd

Figure 382: UBM for 1 TRM.

906

Hardware modules

Chapter 18 Hardware

en05000758.vsd

Figure 383: UBM for 2 TRM.

en05000759.vsd

Pos

Description

UBM

Figure 384: UBM position, rear view.

907

Hardware modules

Chapter 18 Hardware

2.4
2.4.1

Power supply module (PSM)

Introduction The power supply module is used to provide the correct internal voltages and full isolation between the terminal and the battery system. An internal fail alarm output is available. Design There are two types of the power supply module. They are designed for different DC input voltage ranges see table 537. The power supply module contains a built-in, self-regulated DC/DC converter that provides full isolation between the terminal and the external battery system. Block diagram

2.4.2

Input connector

Filter

Power supply

Supervision

99000516.vsd

Figure 385: PSM Block diagram. 2.4.3 Technical data

Table 537: PSM - Power supply module
Quantity Rated value Nominal range

Backplane connector

Auxiliary dc voltage, EL (input)

EL = (24 - 60) V EL = (90 - 250) V

EL 20% EL 20% -

Power consumption Auxiliary DC power in-rush

50 W typically < 5 A during 0.1 s

908

Hardware modules

Chapter 18 Hardware

2.5
2.5.1

Numeric processing module (NUM)

Introduction The Numeric processing module (NUM), is a CPU-module that handles all protection functions and logic. For communication with high speed modules, e.g. analog input modules and high speed serial interfaces, the NUM is equipped with a Compact PCI bus. The NUM is the compact PCI system card i.e. it controls bus mastering, clock distribution and receives interrupts.

2.5.2

Functionality The NUM, Numeric processing module is a high performance, standard off-the-shelf compact-PCI CPU module. It is 6U high and occupies one slot. Contact with the backplane is via two compact PCI connectors and an euro connector. The NUM has one PMC slot (32-bit IEEE P1386.1 compliant) and two PC-MIP slots onto which mezzanine cards such as SLM or LDCM can be mounted. To reduce bus loading of the compact PCI bus in the backplane the NUM has one internal PCI bus for internal resources and the PMC/PC-MIP slots and external PCI accesses through the backplane are buffered in a PCI/PCI bridge. The application code and configuration data are stored in flash memory using a flash file system. The NUM is equipped with a real time clock. It uses a capacitor for power backup of the real time clock. No forced cooling is used on this standard module because of the low power dissipation.

909

Hardware modules

Chapter 18 Hardware

2.5.3

Block diagram

Compact Flash

Logic

PMC connector PC-MIP

Memory

Ethernet

North bridge PCI-PCIbridge Backplane connector

en04000473.vsd

CPU

Figure 386: Numeric processing module block diagram

2.6

Local human-machine interface (LHMI)

Refer to Chapter 2 for information.

910

UBM connector

Hardware modules

Chapter 18 Hardware

2.7
2.7.1

Transformer input module (TRM)

Introduction The transformer input module is used to galvanically separate and transform the secondary currents and voltages generated by the measuring transformers. The module has twelve inputs in different combinations of currents and voltage inputs. Alternative connectors of Ring lug or Compression type can be ordered.

2.7.2

Design The transformer module has 12 input transformers. There are several versions of the module, each with a different combination of voltage and current input transformers. Basic versions: 6 current channels and 6 voltage channels 7 current channels and 5 voltage channels 9 current channels and 3 voltage channels 12 current channels 6 current channels

The rated values of the current inputs are selected at order. The TRM is connected to the ADM and NUM via the UBM. Configuration of the input and output signals, please refer to section 11. 2.7.3 Technical data
Table 538: TRM - Energizing quantities, rated values and limits
Quantity Rated value Nominal range

Current Operative range Permissive overload

Ir = 1 or 5 A (0-100) x Ir 4 Ir cont. 100 Ir for 1 s *) < 150 mVA at Ir = 5 A < 20 mVa at Ir = 1 A Ur = 110 V (0340) V 420 V cont. 450 V 10 s

(0.2-40) Ir

Burden

Ac voltage Operative range Permissive overload

0.5288 V

Burden Frequency
*)

< 0.1 VA at 110 V fr = 50/60 Hz

5%

max. 350 A for 1 s when COMBITEST test switch is included.

911

Hardware modules

Chapter 18 Hardware

2.8
2.8.1

Analog digital conversion module, with time synchronization (ADM)

Introduction The Analog/Digital module has twelve analog inputs, 2 PC-MIP slots and 1 PMC slot. The PC-MIP slot is used for PC-MIP cards and the PMC slot for PMC cards according to table 539. The OEM card should always be mounted on the ADM board. The UBM connects the ADM to the transformer input module (TRM).
Table 539: PC-MIP cards and PMC cards
PC-MIP cards PMC cards

LDCM LR-LDCM MR-LDCM X21-LDCM IRIG-B RS485

SLM OEM 1 ch OEM 2 ch

2.8.2

Design The Analog digital conversion module input signals are voltage and current from the transformer module. Shunts are used to adapt the current signals to the electronic voltage level. To gain dynamic range for the current inputs, two shunts with separate A\D channels are used for each input current. In this way a 20 bit dynamic range is obtained with a 16 bit A\D converter. Input signals are sampled with a sampling freqency of 5 kHz at 50 Hz system frequency and 6 kHz at 60 Hz system frequency. The A\D converted signals goes through a filter with a cut off frequency of 500 Hz and are reported to the numerical module (NUM) with 1 kHz at 50 Hz system frequency and 1,2 kHz at 60 Hz system frequency.

912

Hardware modules

Chapter 18 Hardware

AD1 AD2
1.2v

AD3 AD4

Channel 1 Channel 2 Channel 3 Channel 4 Channel 5 Channel 6 Channel 7 Channel 8 Channel 9 Channel 10 Channel 11 Channel 12

PMC

level shift

PC-MIP
2.5v

PCI to PCI PC-MIP

en05000474.vsd

Figure 387: The ADM layout

913

Hardware modules

Chapter 18 Hardware

2.9
2.9.1

Binary input module (BIM)

Introduction The binary input module has 16 optically isolated inputs and is available in two versions, one standard and one with enhanced pulse counting capabilities on the inputs to be used with the pulse counter function. The binary inputs are freely programmable and can be used for the input of logical signals to any of the functions. They can also be included in the disturbance recording and event-recording functions. This enables extensive monitoring and evaluation of operation of the IED and for all associated electrical circuits. Design The Binary input module contains 16 optical isolated binary inputs. The voltage level of the binary input is selected at order. For configuration of the input signals, please refer to section 8. A signal discriminator detects and blocks oscillating signals. When blocked, a hysteresis function may be set to release the input at a chosen frequency, making it possible to use the input for pulse counting. The blocking frequency may also be set. Figure 388 shows the operating characteristics of the binary inputs of the four voltage levels. The standard version of binary inputs gives an improved capability to withstand disturbances and should generally be used when pulse counting is not required.

2.9.2

914

Hardware modules

Chapter 18 Hardware

[V] 300

176 144 88 72 38 32 19 18 24/30V 48/60V 110/125V 220/250V

xx06000391.vsd

Guaranteed operation

Operation uncertain

No operation

Figure 388: Voltage dependence for the binary inputs This binary input module communicates with the Numerical module (NUM) via the CAN-bus on the backplane. The design of all binary inputs enables the burn off of the oxide of the relay contact connected to the input, despite the low, steady-state power consumption, which is shown in figure 389 and 390.

915

Hardware modules

Chapter 18 Hardware

[mA] 30

1 35 70 [ms]
en07000104.vsd

Figure 389: Approximate binary input inrush current for the standard version of BIM.

[mA] 30

1 3.5 7.0 [ms]

en07000105.vsd

Figure 390: Approximate binary input inrush current for the BIM version with enhanced pulse counting capabilities.

916

Hardware modules

Chapter 18 Hardware

Opto isolated input

Process connector

Opto isolated input Opto isolated input Opto isolated input Opto isolated input Opto isolated input Opto isolated input Opto isolated input Opto isolated input Opto isolated input
Microcontroller

Process connector

Opto isolated input Opto isolated input

Opto isolated input Opto isolated input Opto isolated input

99000503.vsd

Figure 391: Block diagram of the Binary input module.

CAN

Opto isolated input

Backplane connector

Memory

917

Hardware modules

Chapter 18 Hardware

2.9.3

Technical data
Table 540: BIM - Binary input module
Quantity Rated value Nominal range

Binary inputs DC voltage, RL

16 24/40 V 48/60 V 110/125 V 220/250 V

RL 20% RL 20% RL 20% RL 20%

Power consumption 24/40 V 48/60 V 110/125 V 220/250 V Counter input frequency Oscillating signal discriminator max. 0.05 W/input max. 0.1 W/input max. 0.2 W/input max. 0.4 W/input 10 pulses/s max Blocking settable 140 Hz Release settable 130 Hz -

Table 541: BIM - Binary input module with enhanced pulse counting capabilities
Quantity Rated value Nominal range

Binary inputs DC voltage, RL

16 24/40 V 48/60 V 110/125 V 220/250 V

RL 20% RL 20% RL 20% RL 20%

Power consumption 24/40 V 48/60 V 110/125 V 220/250 V Counter input frequency max. 0.05 W/input max. 0.1 W/input max. 0.2 W/input max. 0.4 W/input 10 pulses/s max -

Balanced counter input frequency 40 pulses/s max Oscillating signal discriminator Blocking settable 140 Hz Release settable 130 Hz

2.10
2.10.1

Binary output modules (BOM)

Introduction The binary output module has 24 independent output relays and is used for trip output or any signalling purpose.

918

Hardware modules

Chapter 18 Hardware

2.10.2

Design The binary output module (BOM) has 24 software supervised output relays. Each pair of relays have a common power source input to the contacts, see figure 392. This should be considered when connecting the wiring to the connection terminal on the back of the IED. The high closing and carrying current capability allows connection directly to breaker trip and closing coils. If breaking capability is required to manage fail of the breaker auxiliary contacts normally breaking the trip coil current, a parallel reinforcement is required. For configuration of the output signals, please refer to section 9.

Output module

3
xx00000299.vsd

1 2 3

Output connection from relay 1 Output signal power source connection Output connection from relay 2

Figure 392: Relay pair example

919

Hardware modules

Chapter 18 Hardware

Relay

Relay

Relay

Relay

Process connector

Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay Relay

Relay

Microcontroller

Memory

99000505.vsd

Figure 393: Block diagram of the Binary Output Module

920

Backplane connector

Process connector

CAN

Hardware modules

Chapter 18 Hardware

2.10.3

Technical data
Table 542: BOM - Binary output module contact data (reference standard: IEC 61810-2)
Function or quantity Trip and Signal relays

Binary outputs Max system voltage Test voltage across open contact, 1 min Current carrying capacity Continuous 1s Making capacity at inductive load with L/R>10 ms 0.2 s 1.0 s Breaking capacity for AC, cos >0.4 Breaking capacity for DC with L/R < 40 ms

24 250 V AC, DC 1000 V rms

8A 10 A

30 A 10 A 250 V/8.0 A 48 V/1 A 110 V/0.4 A 125 V/0.35 A 220 V/0.2 A 250 V/0.15 A

2.11
2.11.1

Static binary output module (SOM)

Introduction The static binary output module has six fast static outputs and six change over output relays for use in applications with high speed requirements. Design The Static output module (SOM) have 6 normally open (NO) static outputs and 6 electromechanical relay outputs with change over contacts. The SOM consists mainly of: An MCU A CAN-driver 6 static relays outputs 6 electromechanical relay outputs A DC/DC converter Connectors interfacing - CAN-bus to backplane CBM - IO-connectors to binary outputs (2 pcs.)

2.11.2

The following parts are supervised: Interruption in relay coil

921

Hardware modules

Chapter 18 Hardware

Short circuit of relay coil Driver failure

Drive & Read back

Drive & Read back

Process connector

Drive & Read back

Drive & Read back

Drive & Read back

Codeflash

Drive & Read back

MCU

CANdriver

Drive & Read back

Drive & Read back

Process connector

DC/DC
Drive & Read back

Drive & Read back

Internal_fail_n AC_fail_n RCAN_ID Sync

Drive & Read back

Reset
Drive & Read back

en07000115.vsd

Figure 394: Block diagram of the static output module

922

Backplane connector

Hardware modules

Chapter 18 Hardware

Figure 395: Connection diagram of the static output module 2.11.3 Technical data
Table 543: SOM - Static output module data (reference standard: IEC 61810-2)
Function or quantity Trip and Signal relays

Static binary outputs Electromechanical relay outputs Max system voltage Test voltage across open contact, 1 min Current carrying capacity Continuous 1s

6 6 250 V AC, DC 1000 V rms

8A 10 A

923

Hardware modules

Chapter 18 Hardware

Function or quantity

Trip and Signal relays

Static binary outputs: Making capacity at capacity load with the maximum capacitance of a closing circuit of 0.2 F 0.2 s 1.0 s Electromechanical relay outputs: Making capacity of inductive load with L/R>10 ms 0.2 s 1.0 s Breaking capacity for AC, cos >0.4 Breaking capacity for DC with L/R < 40 ms 30 A 10 A 250 V/8.0 A 48 V/1 A 110 V/0.4 A 125 V/0.35 A 220 V/0.2 A 250 V/0.15 A Operating time, Static outputs <1 ms 30 A 10 A

2.12
2.12.1

Binary input/output module (IOM)

Introduction The binary input/output module is used when only a few input and output channels are needed. The ten standard output channels are used for trip output or any signalling purpose. The two high speed signal output channels are used for applications where short operating time is essential. Eight optically isolated binary inputs cater for required binary input information. Design The binary input/output module is available in two basic versions, one with unprotected contacts and one with MOV (Metal Oxide Varistor) protected contacts. Inputs are designed to allow oxide burn-off from connected contacts, and increase the disturbance immunity during normal protection operate times. This is achieved with a high peak inrush current while having a low steady-state current, see figure 389. Inputs are debounced by software. Well defined input high and input low voltages ensures normal operation at battery supply earth faults, see figure 388. The voltage level of the inputs is selected when ordering. I/O events are time stamped locally on each module for minimum time deviance and stored by the event recorder if present.

2.12.2

924

Hardware modules

Chapter 18 Hardware

The binary I/O module, IOM, has eight optically isolated inputs and ten output relays. One of the outputs has a change-over contact. The nine remaining output contacts are connected in two groups. One group has five contacts with a common and the other group has four contacts with a common, to be used as single-output channels, see figure 396. The binary I/O module also has two high speed output channels where a reed relay is connected in parallel to the standard output relay. For configuration of the input and output signals, please refer to section 8 "Signal matrix for binary inputs (SMBI)" and section 9 "Signal matrix for binary outputs (SMBO)".

Note!
The making capacity of the reed relays are limited.

925

Hardware modules

Chapter 18 Hardware

Figure 396: Binary in/out module (IOM), input contacts named XA corresponds to rear position X31, X41, etc. and output contacts named XB to rear position X32, X42, etc. IOM with MOV The binary input/output module version with MOV protected contacts can for example be used in applications where breaking high inductive load would cause excessive wear of the contacts.

Note!
The test voltage across open contact is lower for this version of the binary input/output module.

926

Hardware modules

Chapter 18 Hardware

xx04000069.vsd

Figure 397: IOM with MOV protection, relay example 2.12.3 Technical data
Table 544: IOM - Binary input/output module
Quantity Rated value Nominal range

Binary inputs DC voltage, RL

8 24/40 V 48/60 V 110/125 V 220/250 V

RL 20% RL 20% RL 20% RL 20% -

Power consumption 24/40 V 48/60 V 110/125 V 220/250 V max. 0.05 W/input max. 0.1 W/input max. 0.2 W/input max. 0.4 W/input

Table 545: IOM - Binary input/output module contact data (reference standard: IEC 61810-2)
Function or quantity Trip and signal relays Fast signal relays (parallel reed relay)

Binary outputs Max system voltage Test voltage across open contact, 1 min

10 250 V AC, DC 1000 V rms

2 250 V AC, DC 800 V DC

927

Hardware modules

Chapter 18 Hardware

Function or quantity

Trip and signal relays

Fast signal relays (parallel reed relay)

Current carrying capacity Continuous 1s Making capacity at inductive load with L/R>10 ms 0.2 s 1.0 s Breaking capacity for AC, cos > 0.4 Breaking capacity for DC with L/R < 40 ms 30 A 10 A 250 V/8.0 A 48 V/1 A 110 V/0.4 A 125 V/0.35 A 220 V/0.2 A 250 V/0.15 A Maximum capacitive load 0.4 A 0.4 A 250 V/8.0 A 48 V/1 A 110 V/0.4 A 125 V/0.35 A 220 V/0.2 A 250 V/0.15 A 10 nF 8A 10 A 8A 10 A

Table 546: IOM with MOV - contact data (reference standard: IEC 60255-23)
Function or quantity Trip and Signal relays Fast signal relays (parallel reed relay)

Binary outputs Max system voltage Test voltage across open contact, 1 min Current carrying capacity Continuous 1s Making capacity at inductive loadwith L/R>10 ms 0.2 s 1.0 s Breaking capacity for AC, cos >0.4 Breaking capacity for DC with L/R < 40 ms

IOM: 10 250 V AC, DC 250 V rms

IOM: 2 250 V AC, DC 250 V DC

8A 10 A

8A 10 A

30 A 10 A 250 V/8.0 A 48 V/1 A 110 V/0.4 A 220 V/0.2 A 250 V/0.15 A

0.4 A 0.4 A 250 V/8.0 A 48 V/1 A 110 V/0.4 A 220 V/0.2 A 250 V/0.15 A 10 nF

Maximum capacitive load

928

Hardware modules

Chapter 18 Hardware

2.13
2.13.1

Line data communication module (LDCM)

Introduction The line data communication module (LDCM) is used for communication between the IEDs situated at distances <150 km or from the IED to optical to electrical converter with G.703 interface located on a distances <3 km away. The LDCM module sends and rereceives data, to and from another LDCM module. The IEEE/ANSI standard format is used. The line data communication module is used for binary signal transfer. The module has one optical port with ST connectors see figure 398. Alternatively there can be used a module with built-in X.21 converter. The line data communication module is used for binary signal transfer. Each module has one optical port, one for each remote end to which the IED communicates. Alternative cards for Medium range (1310 nm single mode) and Short range (900 nm multi mode) are available.

Note!
Class 1 laser product. Take adequate measures to protect the eyes. Never look into the laser beam. 2.13.2 Design The LDCM is a PCMIP type II single width format module. The LDCM can be mounted on: the ADM the NUM

ID

ST

IO-connector

ST

32,768 MHz

16.000 MHz

en07000087.vsd

Figure 398: The SR-LDCM layout. PCMIP type II single width format with two PCI connectors and one I/O ST type connector

929

Hardware modules

Chapter 18 Hardware

X1
ADN 2841 2.5V ID

DS 3904

DS 3904

FPGA 256 FBGA

PCI9054 TQ176

MAX 3645

3 2

en06000393.vsd

Figure 399: The MR-LDCM and LR-LDCM layout. PCMIP type II single width format with two PCI connectors and one I/O FC type connector 2.13.3 Technical data
Table 547: Line data communication modules (LDCM)
Characteristic Type of LDCM Range or value Short range (SR) Medium range (MR) Long range (LR)

Type of fibre

Graded-index mul- Singlemode 8/125 timode 62.5/125 m m or 50/125 m 820 nm 1310 nm 20 dB (typical distance 80 km *)

Singlemode 8/125 m 1550 nm 26 dB (typical distance 120 km *)

Wave length Optical budget Graded-index multimode 62.5/125 m,

11 dB (typical distance about 3 km *) 7 dB (typical distance about 2 km *)

Graded-index multimode 50/125 m

Optical connector

Type ST

Type FC

Type FC

930

Hardware modules

Chapter 18 Hardware

Characteristic Type of LDCM

Range or value Short range (SR) Medium range (MR) Long range (LR)

Protocol Data transmission Transmission rate / Data rate Clock source

C37.94 Synchronous 2 Mb/s / 64 kbit/s Internal or derived from received signal

C37.94 implementation **) Synchronous 2 Mb/s / 64 kbit/s Internal or derived from received signal

C37.94 implementation **) Synchronous 2 Mb/s / 64 kbit/s Internal or derived from received signal

*) depending on optical budget calculation **) C37.94 originally defined just for multimode; using same header, configuration and data format as C37.94

2.14
2.14.1

Serial SPA/IEC 60870-5-103 and LON communication module (SLM)

Introduction The serial communication module (SLM) is used for SPA or IEC 60870-5-103 and LON communication. The module has two communication ports, one for serial communication and one dedicated for LON communication. Design The SLM is a PMC card and it is factory mounted as a mezzanine card on the NUM module. Three variants of the SLM is available with different combinations of optical fiber connectors, see figure 400. The plastic fiber connectors are of snap-in type and the glass fiber connectors are of ST type.

2.14.2

931

Hardware modules

Chapter 18 Hardware

A B 1 2

Snap in connector for plastic fiber ST connector for glass fiber LON port SPA/IEC 60870-5-103 port

Figure 400: The SLM variants

932

Hardware modules

Chapter 18 Hardware

1 2 3 4

Receiver, LON Transmitter, LON Receiver, SPA/IEC 60870-5-103 Transmitter, SPA/IEC 60870-5-103

Figure 401: The SLM layout overview 2.14.3 Technical data

Table 548: SLM LON port
Quantity Range or value

Optical connector

Glass fibre: type ST Plastic fibre: type HFBR snap-in

Fibre, optical budget

Glass fibre: 11 dB (1000 m typically *) Plastic fibre: 7 dB (10 m typically *) Glass fibre: 62.5/125 m Plastic fibre: 1 mm

Fibre diameter

*) depending on optical budget calculation

933

Hardware modules

Chapter 18 Hardware

Table 549: SLM SPA/IEC 60870-5-103 port

Quantity Range or value

Optical connector

Glass fibre: type ST Plastic fibre: type HFBR snap-in

Fibre, optical budget

Glass fibre: 11 dB (3000ft/1000 m typically *) Plastic fibre: 7 dB (80ft/25 m typically *) Glass fibre: 62.5/125 m Plastic fibre: 1 mm

Fibre diameter

*) depending on optical budget calculation

2.15
2.15.1

Galvanic RS485 communication module

Introduction The Galvanic RS485 communication module (RS485) is used for DNP3.0 communication. The module has one RS485 communication port. The RS485 is a balanced serial communication that can be used either in 2-wire or 4-wire connections. A 2-wire connection uses the same signal for RX and TX and is a multidrop communication with no dedicated Master or slave. This variant requires however a control of the output. The 4-wire connection has separated signals for RX and TX multidrop communication with a dedicated Master and the rest are slaves. No special control signal is needed in this case. Design The RS485 is a PMC card and it is factory mounted as a mezzanine card on the NUM module. The internal structure of the RS485 can be seen in figure 402:

2.15.2

FPGA Wishbone interconnect switch 32 MHz PCI-con Internal bus PCI-bus PCIController PCI-con Local bus to wishbone Status Register ID-chip Control Register Tx UART Isolation RS485 tranceiver Rx 6-pole-connector 2-pole connector Isolation

Isolation
Termination

Info Register Isolated DC/DC Soft ground

Figure 402: The internal structure of the RS485 card

934

Hardware modules

Chapter 18 Hardware

RS485 connector pinouts The arrangement for the pins in the RS485 connector (figure 403) are presented in table 550:
Table 550: The arrangement for the pins
Pin 1 2 3 4 5 6 Name 2-wire RS485+ RS485 Term N.A. N.A. N.A. Name 4-wire TX+ TX T-Term R-Term RX RX+ Description Receive/transmit high or transmit high Receive/transmit Termination resistor for transmitter (and receiver in 2wir case) (connect to TX+) Termination resistor for receiver (connect to RX+) Receive low Receive high

Angle bracket

Screw terminal X3

Screw terminal X1

1 2 1 2 3 4 5 6

RS485 PWB

Backplane

Figure 403: RS485 connector 2-wire: Connect pin 1 to pin 6 and pin 2 to pin 5 Termination (2-wire): Connect pin 1 to pin 3 Termination (4-wire): Connect pin 1 to pin 3 and pin 4 to pin 6

Soft ground connector pinouts A second 2-pole screw connector is used for the connection of IO-ground. It can be used in two combinations like: Unconnected: No ground of the IO-part . Soft grounded: The IO is connected to the GND with an RC net parallel with a MOV

935

Hardware modules

Chapter 18 Hardware

2.15.3

Technical data
Table 551: Galvanic RS485 communication module
Quantity Communication speed External connectors Range or value 240019200 bauds RS-485 6-pole connector Soft ground 2-pole connector

2.16
2.16.1

Optical ethernet module (OEM)

Introduction The optical fast-ethernet module is used to connect an IED to the communication buses (like the station bus) that use the IEC 61850-8-1 protocol. The module has one or two optical ports with ST connectors. Functionality The Optical Ethernet module (OEM) is used when communication systems according to IEC6185081 have been implemented. Design The Optical Ethernet module (OEM) is a PMC card and mounted as a mezzanine card on the ADM. The OEM is a 100base Fx module and available as a single channel or double channel unit.

2.16.2

2.16.3

PCI - bus Connector EEPROM Ethernet Controller 100Base-FX Receiver PCI - PCI Bridge 100Base-FX Transmitter ST fiber optic connectors

100Base-FX Transmitter ID chip EEPROM IO - bus Connector Ethernet Controller 100Base-FX Receiver ST fiber optic connectors

en04000472.vsd

Figure 404: OEM block diagram.

936

Hardware modules

Chapter 18 Hardware

ID chip

LED

Ethernet cont.
Transmitter
25MHz oscillator

Receiver
LED

Ethernet cont.

PCI to PCI bridge

Transmitter

25MHz oscillator

en05000472.vsd

Figure 405: OEM layout, standard PMC format 2 channels 2.16.4 Technical data
Table 552: OEM - Optical ethernet module
Quantity Rated value

Number of channels Standard Type of fiber Wave length Optical connector Communication speed

1 or 2 IEEE 802.3u 100BASE-FX 62.5/125 m multimode fibre 1300 nm Type ST Fast Ethernet 100 MB

2.17
2.17.1

mA input module (MIM)

Introduction The milli-ampere input module is used to interface transducer signals in the 20 to +20 mA range from for example OLTC position, temperature or pressure transducers.The module has six independent, galvanically separated channels. Design The Milliampere Input Module has six independent analog channels with separated protection, filtering, reference, A/D-conversion and optical isolation for each input making them galvanically isolated from each other and from the rest of the module. For configuration of the input signals, please refer to section 10. The analog inputs measure DC current in the range of +/- 20 mA. The A/D converter has a digital filter with selectable filter frequency. All inputs are calibrated separately The filter parameters and the calibration factors are stored in a non-volatile memory on the module.

2.17.2

PCI bus

IO bus

Receiver

937

Hardware modules

Chapter 18 Hardware

The calibration circuitry monitors the module temperature and starts an automatical calibration procedure if the temperature drift is outside the allowed range. The module communicates, like the other I/O-modules on the serial CAN-bus.

Protection & filter

A/D Converter Volt-ref

Optoisolation DC/DC

Process connector

Protection & filter

A/D Converter Volt-ref

Optoisolation DC/DC

Protection & filter

A/D Converter Volt-ref

Optoisolation DC/DC

Protection & filter

A/D Converter Volt-ref

Optoisolation DC/DC

Protection & filter

A/D Converter Volt-ref

Optoisolation DC/DC

Protection & filter

A/D Converter Volt-ref

Optoisolation DC/DC

Memory

Microcontroller

99000504.vsd

Figure 406: MIM block diagram

938

Backplane connector

CAN

Hardware modules

Chapter 18 Hardware

2.17.3

Technical data
Table 553: MIM - mA input module
Quantity: Rated value: 5, 10, 20mA Nominal range:

Input range

0-5, 0-10, 0-20, 4-20mA Input resistance Power consumption each mA-board each mA input
4W 0.1 W

Rin = 194 Ohm

2.18
2.18.1

GPS time synchronization module (GSM)

Introduction This module includes the GPS receiver used for time synchronization. The GPS has one SMA contact for connection to an antenna. Design The GPS time synchronization module is 6U high and occupies one slot. The slot closest to the NUM shall always be used. The GSM consists of CAN carrier module (CCM) GPS clock module (GCM) GPS receiver unit

2.18.2

The CCM is a carrier board for the GCM mezzanine PMC card and GPS unit, see figure 408. There is a cable between the external antenna input on the back of the GCM and the GPS-receiver. This is a galvanic connection vulnerable to electro-magnetic interference. The connector is shielded and directly attached to a grounded plate to reduce the risk. The second cable is a flat cable that connects the GPS and the GCM. It is used for communication between the GCM and the GPS-receiver. All communication between the GCM and the NUM is via the CAN-bus. The CMPPS signal is sent from the GCM to the rest of the time system to provide 1s accuracy at sampling level.

939

Hardware modules

Chapter 18 Hardware

PMC GPS antenna GPS receiver GPS clock module

CMPPS

CAN controller

CAN

en05000675.vsd

Figure 407: GSM block diagram

940

Backplane CAN connector

Hardware modules

Chapter 18 Hardware

en07000086.vsd

1 2 3 4

GPS receiver GPS Clock module (GCM) CAN carrier module (CCM) Antenna connector

Figure 408: A CCM with the GCM and GPS mounted with cables

941

Hardware modules

Chapter 18 Hardware

2.18.3

Technical data
Table 554: GPS time synchronization module (GSM)
Function Range or value Accuracy 1s relative UTC

Receiver Time to reliable time reference with antenna in new position or after power loss longer than 1 month Time to reliable time reference after a power loss longer than 48 hours Time to reliable time reference after a power loss shorter than 48 hours

<30 minutes <15 minutes <5 minutes

2.19
2.19.1

GPS antenna
Introduction In order to receive GPS signals from the satellites orbiting the earth a GPS antenna with applicable cable must be used. Design The antenna with a console for mounting on a horizontal or vertical flat surface or on an antenna mast. See figure 409

2.19.2

942

Hardware modules

Chapter 18 Hardware

2 3

xx04000155.vsd

where: 1 2 3 4 5 6 7 GPS antenna TNC connector Console, 78x150 mm Mounting holes 5.5 mm Tab for securing of antenna cable Vertical mounting position Horizontal mounting position

Figure 409: Antenna with console Always position the antenna and its console so that a continuous clear line-of-sight visibility to all directions is obtained, preferably more than 75%. A minimum of 50% clear line-of-sight visibility is required for un-interrupted operation.

943

Hardware modules

Chapter 18 Hardware

99001046.vsd

Figure 410: Antenna line-of-sight Antenna cable Use a 50 ohm coaxial cable with a male TNC connector in the antenna end and a male SMA connector in the receiver end to connect the antenna to GSM. Choose cable type and length so that the total attenuation is max. 26 dB at 1.6 GHz.

Note!
Make sure that the antenna cable is not charged when connected to the antenna or to the receiver. Short-circuit the end of the antenna cable with some metal device, when first connected to the antenna. When the antenna is connected to the cable, connect the cable to the receiver. REx670 must be switched off when the antenna cable is connected. 2.19.3 Technical data
Table 555: GPS Antenna and cable
Function Value

Max antenna cable attenuation Antenna cable impedance Lightning protection Antenna cable connector

26 db @ 1.6 GHz 50 ohm Must be provided externally SMA in receiver end TNC in antenna end

944

Hardware modules

Chapter 18 Hardware

2.20
2.20.1

IRIG-B time synchronization module IRIG-B

Introduction This module includes the IRIG-B time synchronization and the PPS time synchronization. Design The IRIG-B module have two inputs. One input is for the IRIG-B that can handle both a pulse-width modulated signal (also called unmodulated) and an amplitude modulated signal (also called sine wave modulated). The other is an optical input type ST for PPS to synchronize the time between several protections.

2.20.2

32 MHz

FPGA OPTO_INPUT

PCI-bus PCI-Controller

Registers

PCI-con

4 mm barrier

ID-chip Capture1 Capture2

Amplitude modulator Isolated receiver Zero-cross detector

ZXING

IO-con

MPPS PPS TSU CMPPS Isolated DC/DC 5 to +- 12V

en06000303.vsd

Figure 411: IRIG-B block diagram

BNCconnector

IRIGDecoder

IRIG_INPUT

STconnector

PCI-con

945

Hardware modules

Chapter 18 Hardware

A1

C C

Y2

3 2

en06000304.vsd

Figure 412: IRIG-B PC-MIP board with top left ST connector for PPS 820 nm multimode fibre optic signal input and lower left BNC connector for IRIG-B signal input 2.20.3 Technical data
Table 556: IRIG-B
Quantity Rated value

Number of channels IRIG-B Number of channels PPS Electrical connector IRIG-B Optical connector PPS Type of fibre

1 1 BNC Type ST 62.5/125 m multimode fibre

946

C O O

ST

DC//DC

A1

Dimensions

Chapter 18 Hardware

3
3.1

Dimensions
Case without rear cover

D A

C
xx04000448.vsd

G H

xx04000464.vsd
Figure 413: Case without rear cover Figure 414: Case without rear cover with 19 rack mounting kit

Case size (mm)

6U, 1/2 x 19 6U, 3/4 x 19 6U, 1/1 x 19

265.9 265.9 265.9

223.7 336.0 448.3

201.1 201.1 201.1

252.9 252.9 252.9

205.7 318.0 430.3

190.5 190.5 190.5

203.7 316.0 428.3

465.1

187.6 187.6 187.6

482.6

The H and K dimensions are defined by the 19 rack mounting kit

947

Dimensions

Chapter 18 Hardware

3.2

Case with rear cover

E
K

D A

J
xx05000502.vsd

C
xx05000501.vsd

Figure 415:

Case with rear cover.

Figure 416:

Case with rear cover and 19 rack mounting kit.

xx05000503.vsd

Figure 417:

Rear cover case with details.

Case size (mm)

6U, 1/2 x 19 6U, 3/4 x 19 6U, 1/1 x 19

265.9 265.9 265.9

223.7 336.0 448.3

242.1 242.1 242.1

255.8 255.8 255.8

205.7 318.0 430.3

190.5 190.5 190.5

203.7 316.0 428.3

465.1

228.6 228.6 228.6

482.6

The H and K dimensions are defined by the 19 rack mounting kit.

948

Dimensions

Chapter 18 Hardware

Case size (inches)

6U, 1/2 x 19 6U, 3/4 x 19 6U, 1/1 x 19

10.47 10.47 10.47

8.81 13.23 17.65

9.53 9.53 9.53

10.07 10.07 10.07

8.10 12.52 16.86

7.50 7.50 7.50

8.02 12.4 16.86

18.31

9.00 9.00 9.00

19.00

The H and K dimensions are defined by the 19 rack mounting kit.

3.3

Flush mounting dimensions

A B

E D
xx04000465.vsd

Cut-out dimensions (mm) Case size Tolerance A +/-1 B +/-1 C D

6U, 1/2 x 19 6U, 3/4 x 19 6U, 1/1 x 19

210.1 322.4 434.7

254.3 254.3 254.3

4.0-10.0 4.0-10.0 4.0-10.0

12.5 12.5 12.5

E = 188.6 mm without rear protection cover, 229.6 mm with rear protection cover

Figure 418: Flush mounting

949

Dimensions

Chapter 18 Hardware

3.4

Side-by-side flush mounting dimensions

xx06000182.vsd

Figure 419: A 1/2 x 19 size IED 670 side-by-side with RHGS6.

950

Dimensions

Chapter 18 Hardware

A
G

C
xx05000505.vsd

Case size (mm) A Tolerance 1

B 1

C 1

D 1

D
E 1

F 1

G 1

6U, 1/2 x 19 6U, 3/4 x 19 6U, 1/1 x 19

214.0 326.4 438.7

259.3 259.3 259.3

240.4 352.8 465.1

190.5 190.5 190.5

34.4 34.4 34.4

13.2 13.2 13.2

6.4 diam 6.4 diam 6.4 diam

Figure 420: Panel-cut out dimensions for side-by-side flush mounting

951

Dimensions

Chapter 18 Hardware

3.5

Wall mounting dimensions

A B E

C D

en04000471.vsd
Figure 421: Wall mounting

Case size (mm)

6U, 1/2 x 19 6U, 3/4 x 19 6U, 1/1 x 19

292.0 404.3 516.0

267.1 379.4 491.1

272.8 272.8 272.8

390.0 390.0 390.0

243.0 243.0 243.0

952

Dimensions

Chapter 18 Hardware

3.6
[1.48] [6.97] [4.02]

External resistor unit for high impedance differential protection

[0.33]

[18.31] [18.98]

[0.79]

[7.68]

Dimension mm [inches]

xx06000232.eps

Figure 422: Dimension drawing of a one phase impedance resistor unit

[10.47]

[7.50]

[1.50]

[0.33]

[18.31] [18.98]

[0.79]

[7.68]

[inches]

en06000234.eps

Figure 423: Dimension drawing of a three phase high impedance resistor unit

953

Mounting alternatives

Chapter 18 Hardware

4
4.1
4.1.1

Mounting alternatives
Flush mounting
Overview All IED sizes, 1/2 x 19, 3/4 x 19 and 1/1 x 19 and RHGS6 6U 1/4 x 19, cases, can be flush mounted. Only a single case can be mounted in each cut-out on the cubicle panel, for class IP54 protection. The flush mounting kit are utilized for IEDs of sizes: 1/2 x 19, 3/4 x 19 and 1/1 x 19 and are also suitable for mounting of RHGS6, 6U 1/4 x 19 cases.

Note!
Flush mounting cannot be used for side-by-side mounted IEDs when IP54 class must be fulfilled. Only IP20 class can be obtained when mounting two cases side-by-side in one (1) cut-out.

Note!
To obtain IP54 class protection, an additional factory mounted sealing must be ordered when ordering the IED.

954

Mounting alternatives

Chapter 18 Hardware

4.1.2

Mounting procedure for flush mounting

1 7

2 6 5 3

xx06000246.vsd

PosNo

Description

Quantity

Type

Sealing strip, used to obtain IP54 class. The sealing strip is factory mounted between the case and front plate. Fastener Groove Screw, self tapping

2 3 4 5 6 7

4 4

2,9x9,5 mm M5x25

Joining point of seal- ing strip (rear view) Panel Screw 4

Figure 424: Flush mounting details.

955

Mounting alternatives

Chapter 18 Hardware

4.2
4.2.1

19 panel rack mounting

Overview All IED sizes can be mounted in a standard 19 cubicle rack by using the for each size suited mounting kit which consists of two mounting angles and fastening screws for the angles. The mounting angles are reversible which enables mounting of IED size 1/2 x 19 or 3/4 x 19 either to the left or right side of the cubicle.

Note!
Please note that the separately ordered rack mounting kit for side-by-side mounted IEDs, or IEDs together with RHGS cases, is to be selected so that the total size equals 19.

Note!
When mounting the mounting angles, be sure to use screws that follows the recommended dimensions. Using screws with other dimensions than the original may damage the PCBs inside the IED.

956

Mounting alternatives

Chapter 18 Hardware

4.2.2

Mounting procedure for 19 panel rack mounting

2

1a

1b

xx04000452.vsd

PosNo

Description

Quantity

Type

1a, 1b 2

Mounting angels, which can be mounted, either to the left or right side of the case. Screw

2 8

M4x6

Figure 425: 19 panel rack mounting details

4.3
4.3.1

Wall mounting
Overview All case sizes, 1/2 x 19, 3/4 x 19 and 1/1 x 19, can be wall mounted. It is also possible to mount the IED on a panel or in a cubicle.

Note!
When mounting the side plates, be sure to use screws that follows the recommended dimensions. Using screws with other dimensions than the original may damage the PCBs inside the IED.

957

Mounting alternatives

Chapter 18 Hardware

4.3.2

Mounting procedure for wall mounting

3 2 1 4

5 6 xx04000453.vsd

PosNo

Description

Quantity

Type

1 2 3 4 5 6

Bushing Screw Screw Mounting bar Screw Side plate

4 8 4 2 6 2

M4x10 M6x12 or corresponding M5x8 -

Figure 426: Wall mounting details. 4.3.3 How to reach the rear side of the IED The IED can be equipped with a rear protection cover which is recommended to use with this type of mounting. See figure 427. To reach the rear side of the IED, a free space of 80 mmis required on the unhinged side.

958

Mounting alternatives

Chapter 18 Hardware

View from above 1 3

80 mm

en06000135.vsd
PosNo Description Type

1 2 3

Screw Screw Rear protection cover

M4x10 M5x8 -

Figure 427: How to reach the connectors on the rear side of the IED.

4.4
4.4.1

Side-by-side 19 rack mounting

Overview IED case sizes, 1/2 x 19 or 3/4 x 19 and RHGS cases, can be mounted side-by-side up to a maximum size of 19. For side-by-side rack mounting, the side-by-side mounting kit together with the 19 rack panel mounting kit must be used. The mounting kit has to be ordered separately.

Note!
When mounting the plates and the angles on the IED, be sure to use screws that follows the recommended dimensions. Using screws with other dimensions than the original may damage the PCBs inside the IED.

959

Mounting alternatives

Chapter 18 Hardware

4.4.2

Mounting procedure for side-by-side rack mounting

2 1

xx04000456.vsd

PosNo

Description

Quantity

Type

1 2, 3 4

Mounting plate Screw Mounting angle

2 16 2

M4x6 -

Figure 428: Side-by-side rack mounting details. 4.4.3 IED 670 mounted with a RHGS6 case An 1/2 x 19 or 3/4 x 19 size IED can be mounted with a RHGS (6 or 12 depending on IED size) case. The RHGS case can be used for mounting a test switch of type RTXP 24. It also has enough space for a terminal base of RX 2 type for mounting of, for example, a DC-switch or two trip relays.

960

Mounting alternatives

Chapter 18 Hardware

xx06000180.vsd

Figure 429: IED 670 (1/2 x 19) mounted with a RHGS6 case containing a test switch module equipped with only a test switch and a RX2 terminal base.

4.5
4.5.1

Side-by-side flush mounting

Overview It is not recommended to flush mount side by side mounted cases if IP54 is required. If your application demands side-by-side flush mounting, the side-by-side mounting details kit and the 19 panel rack mounting kit must be used. The mounting kit has to be ordered separately. The maximum size of the panel cut out is 19.

Note!
With side-by-side flush mounting installation, only IP class 20 is obtained. To reach IP class 54, it is recommended to mount the IEDs separately. For cut out dimensions of separately mounted IEDs, see section 4.1 "Flush mounting" on page 956.

Note!
When mounting the plates and the angles on the IED, be sure to use screws that follows the recommended dimensions. Using screws with other dimensions than the original may damage the PCBs inside the IED.

Note!
Please contact factory for special add on plates for mounting FT switches on the side (for 1/2 19" case) or bottom of the relay.

961

Mounting alternatives

Chapter 18 Hardware

4.5.2

Mounting procedure for side-by-side flush mounting

1 2

3 4

xx06000181.vsd

PosNo

Description

Quantity

Type

1 2, 3 4

Mounting plate Screw Mounting angle

2 16 2

M4x6 -

Figure 430: Side-by-side flush mounting details (RHGS6 side-by-side with 1/2 x 19 IED).

962

Technical data

Chapter 18 Hardware

5
5.1

Technical data
Enclosure
Table 557: Case
Material Front plate Surface treatment Finish Steel sheet Steel sheet profile with cut-out for HMI Aluzink preplated steel Light grey (RAL 7035)

Table 558: Water and dust protection level according to IEC 60529
Front Rear, sides, top and bottom IP40 (IP54 with sealing strip) IP20

Table 559: Weight

Case size Weight 10 kg 15 kg 18 kg

6U, 1/2 x 19 6U, 3/4 x 19 6U, 1/1 x 19

5.2

Connection system
Table 560: CT and VT circuit connectors
Connector type Rated voltage and current Maximum conductor area

Terminal blocks of feed through type Terminal blocks suitable for ring lug terminals

250 V AC, 20 A 250 V AC, 20 A

4mm2 4 mm2

963

Technical data

Chapter 18 Hardware

Table 561: Binary I/O connection system

Connector type Rated voltage Maximum conductor area

Screw compression type

250 V AC

2.5 mm2 2 1 mm2 3 mm2

Terminal blocks suitable for ring lug terminals

300 V AC

Note!
Because of limitations of space, when ring lug terminal is ordered for Binary I/O connections, one blank slot is necessary between two adjacent IO cards. Please refer to the ordering particulars for details.

5.3

Influencing factors
Table 562: Temperature and humidity influence
Parameter Reference value Nominal range Influence

Ambient temperature, operate value Relative humidity Operative range Storage temperature

+20 C 10%-90% 0%-95% -40 C to +70 C

-10 C to +55 C 10%-90%

0.02% /C -

Table 563: Auxiliary DC supply voltage influence on functionality during operation

Dependence on Reference value Within nominal range Influence

Ripple, in DC auxiliary voltage Operative range Auxiliary voltage dependence, operate value Interrupted auxiliary DC voltage

max. 2% Full wave rectified

12% of EL
20% of EL

0.01% /%

0.01% /%

24-60 V DC 20% 90-250 V DC 20%

Interruption interval 050 ms No restart 0 s Correct behaviour at power down <180 s

Restart time

964

Technical data

Chapter 18 Hardware

Table 564: Frequency influence (reference standard: IEC 602556)

Dependence on Within nominal range Influence 1.0% / Hz 1.0% 6.0%

Frequency dependence, operate value Harmonic frequency dependence (20% content) Harmonic frequency dependence for distance protection (10% content)

fr 2.5 Hz for 50 Hz fr 3.0 Hz for 60 Hz 2nd, 3rd and 5th harmonic of fr 2nd, 3rd and 5th harmonic of fr

5.4

Type tests according to standard

Table 565: Electromagnetic compatibility
Test Type test values Reference standards

1 MHz burst disturbance 100 kHz disturbance Surge withstand capability test

2.5 kV 2.5 kV 2.5 kV, oscillatory 4.0 kV, fast transient

IEC 60255-22-1, Class III IEC 61000-4-12, Class III ANSI/IEEE C37.90.1

Electrostatic discharge Direct applicaton Indirect application Electrostatic discharge Direct application Indirect application Fast transient disturbance Surge immunity test

15 kV air discharge 8 kV contact discharge 8 kV contact discharge 15 kV air discharge 8 kV contact discharge 8 kV contact discharge 4 kV 1-2 kV, 1.2/50 s high energy

IEC 60255-22-2, Class IV

IEC 61000-4-2, Class IV ANSI/IEEE C37.90.1

IEC 60255-22-4,Class A IEC 60255-22-5

Power frequency immunity test

150-300 V, 50 Hz

IEC 60255-22-7, Class A

Power frequency magnetic field test Radiated electromagnetic field disturbance Radiated electromagnetic field disturbance Radiated electromagnetic field disturbance Conducted electromagnetic field disturbance Radiated emission Conducted emission

1000 A/m, 3 s 20 V/m, 80-1000 MHz 20 V/m, 80-2500 MHz 35 V/m 26-1000 MHz 10 V, 0.15-80 MHz 30-1000 MHz 0.15-30 MHz

IEC 61000-4-8, Class V IEC 60255-22-3 EN 61000-4-3 IEEE/ANSI C37.90.2

IEC 60255-22-6 IEC 60255-25 IEC 60255-25

965

Technical data

Chapter 18 Hardware

Table 566: Insulation

Test Type test values Reference standard

Dielectric test Impulse voltage test Insulation resistance

2.0 kV AC, 1 min. 5 kV, 1.2/50 s, 0.5 J >100 M at 500 VDC

IEC 60255-5

Table 567: Environmental tests

Test Type test value Reference standard

Cold test Storage test Dry heat test Damp heat test, steady state Damp heat test, cyclic

Test Ad for 16 h at -25C Test Ad for 16 h at -40C Test Bd for 16 h at +70C Test Ca for 4 days at +40 C and humidity 93%

IEC 60068-2-1 IEC 60068-2-1 IEC 60068-2-2 IEC 60068-2-78

Test Db for 6 cycles at +25 to +55 C IEC 60068-2-30 and humidity 93 to 95% (1 cycle = 24 hours)

Table 568: CE compliance

Test According to

Immunity Emissivity Low voltage directive

EN 50263 EN 50263 EN 50178

Table 569: Mechanical tests

Test Type test values Reference standards

Vibration Shock and bump Seismic

Class I Class I Class I

IEC 60255-21-1 IEC 60255-21-2 IEC 60255-21-3

966

About this chapter

Chapter 19 Labels

Chapter 19 Labels
About this chapter This chapter includes descriptions of the different labels and where to find them on the IED.

967

Different labels

Chapter 19 Labels

Different labels

1 2 3 4 5 6 6 7
xx06000574.eps

968

Different labels

Chapter 19 Labels

1 2 3 4 5 6

Product type, description and serial number Order number, dc supply voltage and rated frequency Optional, customer specific information Manufacturer Transformer input module, rated currents and voltages Transformer designations

Ordering and serial number

969

Different labels

Chapter 19 Labels

1 2 3

4
en06000573.eps

1 2 3

Warning label Caution label Class 1 laser product label

Warning label

970

Chapter 20 Connection diagrams

Chapter 20 Connection diagrams

This chapter includes diagrams of the IED with all slot, terminal block and optical connector designations. It is a necessary guide when making electrical and optical connections to the IED.

971

Chapter 20 Connection diagrams

972

Chapter 20 Connection diagrams

973

Chapter 20 Connection diagrams

974

Chapter 20 Connection diagrams

975

Chapter 20 Connection diagrams

976

Chapter 20 Connection diagrams

977

Chapter 20 Connection diagrams

978

Chapter 20 Connection diagrams

979

Chapter 20 Connection diagrams

980

Chapter 20 Connection diagrams

981

Chapter 20 Connection diagrams

982

Chapter 20 Connection diagrams

983

Chapter 20 Connection diagrams

984

Chapter 20 Connection diagrams

985

Chapter 20 Connection diagrams

986

About this chapter

Chapter 21 Time inverse characteristics

Chapter 21 Time inverse characteristics

About this chapter This chapter describes current dependant time delay functionality. Both ANSI and IEC Inverse time curves and tables are included.

987

Application

Chapter 21 Time inverse characteristics

Application
In order to assure time selectivity between different overcurrent protections in different points in the network different time delays for the different relays are normally used. The simplest way to do this is to use definite time delay. In more sophisticated applications current dependent time characteristics are used. Both alternatives are shown in a simple application with three overcurrent protections connected in series.

I>

I>

I>
xx05000129.vsd

Figure 431: Three overcurrent protections connected in series

Stage 3 Time Stage 2 Stage 2

Stage 1

Stage 1

Stage 1

Fault point position

en05000130.vsd

Figure 432: Definite time overcurrent characteristics

988

Application

Chapter 21 Time inverse characteristics

Time

Fault point position

en05000131.vsd

Figure 433: Inverse time overcurrent characteristics with inst. function The inverse time characteristic makes it possible to minimize the fault clearance time and still assure the selectivity between protections. To assure selectivity between protections there must be a time margin between the operation time of the protections. This required time margin is dependent of following factors, in a simple case with two protections in series: Difference between pick-up time of the protections to be co-ordinated Opening time of the breaker closest to the studied fault Reset time of the protection Margin dependent of the time-delay inaccuracy of the protections

Assume we have the following network case.

989

Application

Chapter 21 Time inverse characteristics

A1

B1

Feeder

I>

I>

Time axis

t=0

t=t1

t=t2

t=t3
en05000132.vsd

where: t=0 t=t1 t=t2 t=t3 is The fault occurs is Protection B1 trips is Breaker at B1 opens is Protection A1 resets

Figure 434: Selectivity steps for a fault on feeder B1 In the case protection B1 shall operate without any intentional delay (instantaneous). When the fault occurs the protections start to detect the fault current. After the time t1 the protection B1 send a trip signal to the circuit breaker. The protection A1 starts its delay timer at the same time, with some deviation in time due to differences between the two protections. There is a possibility that A1 will start before the trip is sent to the B1 circuit breaker. At the time t2 the circuit breaker B1 has opened its primary contacts and thus the fault current is interrupted. The breaker time (t2 - t1) can differ between different faults. The maximum opening time can be given from manuals and test protocols. Still at t2 the timer of protection A1 is active. At time t3 the protection A1 is reset, i.e. the timer is stopped. In most applications it is required that the delay times shall reset as fast as possible when the current fed to the protection drops below the set current level, the reset time shall be minimized. In some applications it is however beneficial to have some type of delayed reset time of the overcurrent function. This can be the case in the following applications: If there is a risk of intermittent faults. If the current relay, close to the faults, starts and resets there is a risk of unselective trip from other protections in the system. Delayed resetting could give accelerated fault clearance in case of automatic reclosing to a permanent fault.

990

Application

Chapter 21 Time inverse characteristics

Overcurrent protection functions are sometimes used as release criterion for other protection functions. It can often be valuable to have a reset delay to assure the release function.

991

Principle of operation

Chapter 21 Time inverse characteristics

2
2.1

Principle of operation
Mode of operation
The function can operate in a definite time delay mode or in a current dependent inverse time delay mode. For the inverse time characteristic both ANSI and IEC based standard curves are available. Also programmable curve types are supported via the component inputs: p, A, B, C pr, tr, and cr. Different characteristics for reset delay can also be chosen. If current in any phase exceeds the set start current value (here internal signal startValue), a timer, according to the selected operate mode, is started. The component always uses the maximum of the three phase current values as the current level used in timing calculations. In case of definite time the timer will run constantly until the trip time is reached or until the current drops below the reset value (start value minus the hysteresis) and the reset time has elapsed. For definite time delay curve index no 5 (ANSI/IEEE Definite time) or 15 (IEC Definite time) are chosen. The general expression for inverse time curves is according to equation 105.

A k t[ s ] = B + i p C in >
(Equation 105)

where: p, A, B, C in> k i are constants defined for each curve type, is the set start current for step n, is set time multiplier for step n and is the measured current.

For inverse time characteristics a time will be initiated when the current reaches the set start level. From the general expression of the characteristic the following can be seen:

992

Principle of operation

Chapter 21 Time inverse characteristics

i p (top B k ) C = Ak in >
(Equation 106)

where: top is the operation time of the protection

The time elapsed to the moment of trip is reached when the integral fulfils according to equation 107, in addition to the constant time delay:

i p C dt A k in > 0
t

(Equation 107)

For the numerical protection the sum below must fulfil the equation for trip.

i( j ) p t C A k j =1 in >
n

(Equation 108)

where: j=1 is the first protection execution cycle when a fault has been detected, i.e. when

i in >
t

>1

is the time interval between two consecutive executions of the protection algorithm, is the number of the execution of the algorithm when the trip time equation is fulfilled, i.e. when a trip is given and is the fault current at time j

n i (j)

For inverse time operation, the inverse-time characteristic is selectable. Both the IEC and ANSI/IEEE standardized inverse-time characteristics are supported. The list of characteristics in table 570 matches the list in the IEC 61850-7-4 spec.

993

Principle of operation

Chapter 21 Time inverse characteristics

Table 570: Curve name and index no.

Curve name Curve index no.

Curve name ANSI Extremely Inverse ANSI Very Inverse ANSI Normal Inverse ANSI Moderately Inverse ANSI Long Time Extremely Inverse ANSI Long Time Very Inverse IEC Normal Inverse IEC Very Inverse IEC Inverse IEC Extremely. Inverse IEC Short Time Inverse IEC Long Time Inverse

1 2 3 4 6 7 8 9 10 11 12 13 14

For the ANSI/IEEE characteristics the inverse time curves are defined according to table 571:
Table 571: Inverse time curves for ANSI/IEEE characteristics
Parameter/operationMode A B C p

1 = ANSI Extremely inverse 2 = ANSI Very inverse 3 = ANSI Inverse 4 = ANSI Moderately inverse 6 = ANSI Long-time extremely inverse 7 = ANSI Long-time very inverse 8 = ANSI Long-time inverse

28.2 19.61 0.0086 0.0515 64.07 28.55 0.086

0.1217 0.491 0.0185 0.1140 0.250 0.712 0.185

1 1 1 1 1 1 1

2.0 2.0 0.02 0.02 2.0 2.0 0.02

For the IEC characteristics the inverse time curves are defined according to table 572:
Table 572: Inverse time curves for IEC characteristics
Parameter/operationMode A() B C p ( )

9 = IEC Normal inverse 10 = IEC Very inverse 11 = IEC Inverse 12 = IEC Extremely inverse 13 = IEC Short-time inverse 14 = IEC Long-time inverse

0.14 13.5 0.14 80.0 0.05 120

0 0 0 0 0 0

1 1 1 1 1 1

0.02 1.0 0.02 2.0 0.04 1.0

994

Principle of operation

Chapter 21 Time inverse characteristics

For the IEC curves there is also a setting of the minimum time delay of operation, see figure 435.

Operate time

tnMin

Current
en05000133.vsd

Figure 435: Minimum time delay operation for the IEC curves In order to fully comply with IEC curves definition setting parameter tMin shall be set to the value which is equal to the operating time of the selected IEC inverse curve for measured current of twenty times the set current pickup value. Note that the operating time value is dependent on the selected setting value for time multiplier k. In addition to the ANSI and IEC standardized characteristics, there are also two additional curves available; the 18 = RI time inverse and the 19 = RD time inverse. The 18 = RI time inverse curve emulates the characteristic of the electromechanical ASEA relay RI. The curve is described by equation 109:

995

Principle of operation

Chapter 21 Time inverse characteristics

k t[ s ] = in > 0.339 0.235 i

(Equation 109)

where: in> k i is the set start current for step n, is set time multiplier for step n and is the measured current.

The 19 = RD time inverse curve gives a logarithmic delay, as used in the Combiflex protection RXIDG. The curve enables a high degree of selectivity required for sensitive residual earth fault current protection, with ability to detect high resistive earth faults. The curve is described by equation 110:

t[ s ] = 5.8 1.35 ln

i k in >
(Equation 110)

where: in> k i is the set start current for step n, is set time multiplier for step n and is the measured current

If the curve type is chosen as 17 the user can make a tailor made inverse time curve according to the general equation 111.

A k t[ s ] = B + i p C in >
(Equation 111)

Also the reset time of the delayed function can be controlled. We have the possibility to choose between three different reset type delays. Available alternatives are listed in table 573.

996

Principle of operation

Chapter 21 Time inverse characteristics

Table 573: Reset type delays

Curve name Curve index no.

Instantaneous IEC Reset ANSI Reset

1 2 3

If instantaneous reset is chosen the timer will be reset directly when the current drops below the set start current level minus the hysteresis. If IEC reset is chosen the timer is reset the timer will be reset after a set constant time when the current drops below the set start current level minus the hysteresis. If ANSI reset time is chosen the reset time will be dependent of the current after fault clearance (when the current drops below the start current level minus the hysteresis). The timer will reset according to equation 112.

tr t[ s ] = i 2 1 in >
(Equation 112)

where: The set value tr is the reset time in case of zero current after fault clearance.

The possibility of choice of reset characteristics is to some extent dependent of the choice of time delay characteristic. For the independent time delay characteristics (type 5 and 15) the possible delay time settings are instantaneous (1) and IEC (2 = set constant time reset). For ANSI inverse time delay characteristics (type 1 - 4 and 6 - 8) all three types of reset time characteristics are available; instantaneous (1), IEC (2 = set constant time reset) and ANSI (3 = current dependent reset time). For IEC inverse time delay characteristics (type 9 - 14) the possible delay time settings are instantaneous (1) and IEC (2 = set constant time reset). For the customer tailor made inverse time delay characteristics (type 17) all three types of reset time characteristics are available; instantaneous (1), IEC (2 = set constant time reset) and ANSI (3 = current dependent reset time). If the current dependent type is used settings pr, tr and cr must be given, see equation 113:

997

Principle of operation

Chapter 21 Time inverse characteristics

tr t[ s ] = i pr cr in >
(Equation 113)

For RI and RD inverse time delay characteristics (type 18 and 19) the possible delay time settings are instantaneous (1) and IEC (2 = set constant time reset).

998

Inverse characteristics

Chapter 21 Time inverse characteristics

Inverse characteristics
Table 574: Inverse time characteristics ANSI
Function Range or value Accuracy

Operate characteristic:

k = 0.05-999 in steps of 0.01 unless otherwise stated

+ B k

t =

A P ( I 1)

Reset characteristic:

t =

(I

tr
2

I = Imeasured/Iset ANSI Extremely Inverse no 1 ANSI Very inverse no 2 ANSI Normal Inverse no 3 ANSI Moderately Inverse no 4 ANSI Long Time Extremely Inverse no 6 ANSI Long Time Very Inverse no 7 ANSI Long Time Inverse no 8 A=28.2, B=0.1217, P=2.0, tr=29.1 A=19.61, B=0.491, P=2.0, tr=21.6 A=0.0086, B=0.0185, P=0.02, tr=0.46 A=0.0515, B=0.1140, P=0.02, tr=4.85 A=64.07, B=0.250, P=2.0, tr=30 A=28.55, B=0.712, P=2.0, tr=13.46 k=(0.01-1.20) in steps of 0.01 A=0.086, B=0.185, P=0.02, tr=4.6 ANSI/IEEE C37.112, class 5 + 30 ms

999

Inverse characteristics

Chapter 21 Time inverse characteristics

Table 575: Inverse time characteristics IEC

Function Range or value Accuracy

Operate characteristic:

k = (0.05-1.10) in steps of 0.01

t =

A P k ( I 1)
(0.000-60.000) s A=0.14, P=0.02 A=13.5, P=1.0 A=0.14, P=0.02 A=80.0, P=2.0 A=0.05, P=0.04 A=120, P=1.0 k=0.5-999 in steps of 0.1 A=(0.005-200.000) in steps of 0.001 IEC 60255, class 5 + 40 ms
0.5% of set time 10 ms

I = Imeasured/Iset Time delay to reset, IEC inverse time IEC Normal Inverse no 9 IEC Very inverse no 10 IEC Inverse no 11 IEC Extremely inverse no 12 IEC Short-time inverse no 13 IEC Long-time inverse no 14 Customer defined characteristic no 17 Operate characteristic:

IEC 60255-3, class 5 + 40 ms

A = (I P C )

+ B k

B=(0.00-20.00) in steps of 0.01 C=(0.1-10.0) in steps of 0.1 P=(0.005-3.000) in steps of 0.001

Reset characteristic:

t =

(I

TR
PR

CR

TR=(0.005-100.000) in steps of 0.001 CR=(0.1-10.0) in steps of 0.1 PR=(0.005-3.000) in steps of 0.001

I = Imeasured/Iset

RI inverse characteristic no 18

k=(0.05-999) in steps of 0.01

IEC 60255-3, class 5 + 40 ms

t =

0.339

0.236 I

I = Imeasured/Iset Logarithmic inverse characteristic no 19 k=(0.05-1.10) in steps of 0.01 IEC 60255-3, class 5 + 40 ms

t = 5.8 1.35 In

I k

I = Imeasured/Iset

1000

Inverse characteristics

Chapter 21 Time inverse characteristics

Table 576: Inverse time characteristics for Two step undervoltage protection (PUVM, 27)
Function Range or value Accuracy

Type A curve:

k = (0.05-1.10) in steps of 0.01

t = k

Class 5 +40 ms

U < U U<

U< = Uset U = UVmeasured Type B curve: k = (0.05-1.10) in steps of 0.01

k 480 + 0.055

t =

32 U < U 0.5 U <

2.0

U< = Uset U = Umeasured Programmable curve: k = (0.05-1.10) in steps of 0.01

kA t = P U < U C B U <
U< = Uset U = Umeasured

+D

A = (0.005-200.000) in steps of 0.001 B = (0.50-100.00) in steps of 0.01 C = (0.0-1.0) in steps of 0.1 D = (0.000-60.000) in steps of 0.001 P = (0.000-3.000) in steps of 0.001

1001

Inverse characteristics

Chapter 21 Time inverse characteristics

Table 577: Inverse time characteristics for Two step overvoltage protection (POVM, 59)
Function Range or value Accuracy

Type A curve:

k = (0.05-1.10) in steps of 0.01

t =

Class 5 +40 ms

U U > U>

U> = Uset U = Umeasured Type B curve: k = (0.05-1.10) in steps of 0.01

k 480

t =

32 U U > 0.5 U >

2.0

0.035

Type C curve:

k = (0.05-1.10) in steps of 0.01

k 480

t =

32 U U > 0.5 U >

3.0

0.035

Programmable curve:

k = (0.05-1.10) in steps of 0.01

kA +D

t =

A = (0.005-200.000) in steps of 0.001 B = (0.50-100.00) in steps of 0.01 C = (0.0-1.0) in steps of 0.1 D = (0.000-60.000) in steps of 0.001 P = (0.000-3.000) in steps of 0.001

B U U > U >

1002

Inverse characteristics

Chapter 21 Time inverse characteristics

Table 578: Inverse time characteristics for Two step residual overvoltage protection (POVM, 59N)
Function Range or value Accuracy

Type A curve:

k = (0.05-1.10) in steps of 0.01

t =

Class 5 +40 ms

U U > U>

U> = Uset U = Umeasured Type B curve: k = (0.05-1.10) in steps of 0.01

k 480

t =

32 U U > 0.5 U >

2.0

0.035

Type C curve:

k = (0.05-1.10) in steps of 0.01

k 480

t =

32 U U > 0.5 U >

3.0

0.035

Programmable curve:

k = (0.05-1.10) in steps of 0.01

kA +D

t =

A = (0.005-200.000) in steps of 0.001 B = (0.50-100.00) in steps of 0.01 C = (0.0-1.0) in steps of 0.1 D = (0.000-60.000) in steps of 0.001 P = (0.000-3.000) in steps of 0.001

B U U > U >

1003

Inverse characteristics

Chapter 21 Time inverse characteristics

100

10

k= 15 10 7 5 3 2

0.1
0.5

0.01

10

100

I/I>

xx05000764.vsd

Figure 436: ANSI Extremely inverse

1004

Inverse characteristics

Chapter 21 Time inverse characteristics

100

10

k= 15 10

7 5 3 2 1

0.1
0.5

0.01

10

100

I/I>

xx05000765.vsd

Figure 437: ANSI Very inverse

1005

Inverse characteristics

Chapter 21 Time inverse characteristics

100

10

k= 15 10

7 5 3 2 1

0.1
0.5

0.01

10

100

I/I>

xx05000766.vsd

Figure 438: ANSI Inverse

1006

Inverse characteristics

Chapter 21 Time inverse characteristics

100

k=

10

15 10 7 5 3 2

1
1 0.5

0.1

0.01

10

100

I/I>

xx05000767.vsd

Figure 439: Moderately inverse

1007

Inverse characteristics

Chapter 21 Time inverse characteristics

100

10

k= 1.1 0.9 0.7

0.5 0.3 0.2 0.1 0.05

0.1

0.01

10

100 I/I>
xx05000768.vsd

Figure 440: IEC Normal inverse

1008

Inverse characteristics

Chapter 21 Time inverse characteristics

100

10

1
k= 1.1 0.9 0.7 0.5 0.3

0.1

0.2 0.1 0.05

0.01

10

100

I/I>

xx05000769.vsd

Figure 441: Very inverse

1009

Inverse characteristics

Chapter 21 Time inverse characteristics

100

10

k=

0.1

1.1 0.9 0.7 0.5 0.3 0.2

0.01

10

0.1 0.05

100

I/I>

xx05000770.vsd

Figure 442: Extremely inverse

1010

About this chapter

Chapter 22 Glossary

Chapter 22 Glossary
About this chapter This chapter contains a glossary with terms, acronyms and abbreviations used in ABB technical documentation.

1011

Glossary

Chapter 22 Glossary

Glossary

AC A/D converter ADBS ADM ANSI AR ArgNegRes ArgDir ASCT ASD AWG BBP BFP BIM BOM BR BS BSR BST C37.94 CAN CAP 531 CB CBM CCITT

Alternating current Analog to digital converter Amplitude dead -band supervision Analog digital conversion module, with time synchronization American National Standards Institute Autoreclosing Setting parameter/ZD/ Setting parameter/ZD/ Auxiliary summation current transformer Adaptive signal detection American Wire Gauge standard Busbar protection Breaker failure protection Binary input module Binary output module External bi-stable relay British standard Binary signal transfer function, receiver blocks Binary signal transfer function, transmit blocks IEEE/ANSI protocol used when sending binary signals between IEDs Controller Area Network. ISO standard (ISO 11898) for serial communication Configuration and programming tool Circuit breaker Combined backplane module Consultative Committee for International Telegraph and Telephony. A United Nations sponsored standards body within the International Telecommunications Union. CAN carrier module Capacitive Coupled Voltage Transformer Protection Current Transformer class as per IEEE/ ANSI Combined mega pulses per second Close-open cycle

CCM CCVT Class C CMPPS CO cycle

1012

Glossary

Chapter 22 Glossary

Co-directional COMTRADE Contra-directional

Way of transmitting G.703 over a balanced line. Involves two twisted pairs making it possible to transmit information in both directions Standard format according to IEC 60255-24 Way of transmitting G.703 over a balanced line. Involves four twisted pairs of with two are used for transmitting data in both directions, and two pairs for transmitting clock signals Central processor unit Carrier receive Cyclic redundancy check Carrier send Current transformer Capacitive voltage transformer Delayed auto-reclosing Defense Advanced Research Projects Agency (The US developer of the TCP/IP protocol etc.) Dead bus dead line Dead bus live line Direct current Discrete Fourier transform Small switch mounted on a printed circuit board Dead line live bus Distributed Network Protocol as per IEEE/ANSI Std. 1379-2000 Disturbance recorder Dynamic random access memory Disturbance report handler Digital signal processor Direct transfer trip scheme Extra high voltage network Electronic Industries Association Electro magnetic compatibility Electro motive force Electro magnetic interference End fault protection Electrostatic discharge Modular 20 channel telecommunication system for speech, data and protection signals Access multiplexer

CPU CR CRC CS CT CVT DAR DARPA DBDL DBLL DC DFT DIP-switch DLLB DNP DR DRAM DRH DSP DTT EHV network EIA EMC EMF EMI EnFP ESD FOX 20 FOX 512/515

1013

Glossary

Chapter 22 Glossary

FOX 6Plus G.703

Compact, time-division multiplexer for the transmission of up to seven duplex channels of digital data over optical fibers Electrical and functional description for digital lines used by local telephone companies. Can be transported over balanced and unbalanced lines Communication interface module with carrier of GPS receiver module General interrogation command Gas insulated switchgear Generic object oriented substation event Global positioning system GPS time synchronization module High level data link control, protocol based on the HDLC standard Plastic fiber connector Human machine interface High speed auto reclosing High voltage High voltage direct current Integrating dead band supervision International Electrical Committee IEC Standard, Instrument transformers Part 6: Requirements for protective current transformers for transient performance Communication standard for protective equipment. A serial master/slave protocol for point-to-point communication Substation Automation communication standard Institute of Electrical and Electronics Engineers A network technology standard that provides 100 Mbits/s on twisted-pair or optical fiber cable PCI Mezzanine card (PMC) standard for local bus modules. References the CMC (IEEE P1386, also known as Common mezzanine card) standard for the mechanics and the PCI specifications from the PCI SIG (Special Interest Group) for the electrical EMF Electro Motive Force. Intelligent electronic device Intelligent gas insulated switchgear Binary input/output module When several occurrences of the same function are available in the IED they are referred to as instances of that function. One instance of a function is identical to another of the same kind but will have a different number in the IED user interfaces. The word instance is sometimes defined as an item of information that is representative of a type. In the same way an instance of a function in the IED is representative of a type of function.

GCM GI GIS GOOSE GPS GSM HDLC protocol HFBR connector type HMI HSAR HV HVDC IDBS IEC IEC 60044-6 IEC 60870-5-103 IEC 61850 IEEE IEEE 802.12 IEEE P1386.1

IED I-GIS IOM Instance

1014

Glossary

Chapter 22 Glossary

IP

1. Internet protocol. The network layer for the TCP/IP protocol suite widely used on Ethernet networks. IP is a connectionless, best-effort packet switching protocol. It provides packet routing, fragmentation and re-assembly through the data link layer. 2. Ingression protection according to IEC standard

IP 20 IP 40 IP 54 IRF IRIG-B: ITU LAN LIB 520 LCD LDCM LDD LED LNT LON MCB MCM MIM MPM MVB NCC NUM OCO cycle OCP OEM OLTC OV Overreach

Ingression protection, according to IEC standard, level 20 Ingression protection, according to IEC standard, level 40 Ingression protection, according to IEC standard, level 54 Internal fail signal InterRange Instrumentation Group Time code format B, standard 200 International Telecommunications Union Local area network High voltage software module Liquid crystal display Line differential communication module Local detection device Light emitting diode LON network tool Local operating network Miniature circuit breaker Mezzanine carrier module Milli-ampere module Main processing module Multifunction vehicle bus. Standardized serial bus originally developed for use in trains. National Control Centre Numerical module Open-close-open cycle Overcurrent protection Optical ethernet module On load tap changer Over voltage A term used to describe how the relay behaves during a fault condition. For example a distance relay is over-reaching when the impedance presented to it is smaller than the apparent impedance to the fault applied to the balance point, i.e. the set reach. The relay sees the fault but perhaps it should not have seen it. Peripheral component interconnect, a local data bus Pulse code modulation

PCI PCM

1015

Glossary

Chapter 22 Glossary

PCM 600 PC-MIP PISA PMC POTT Process bus PSM PST PT ratio PUTT RASC RCA REVAL RFPP RFPE RISC RMS value RS422 RS485 RTC RTU SA SC SCS SCT SLM SMA connector SMS SNTP

Protection and control IED manager Mezzanine card standard Process interface for sensors & actuators PCI Mezzanine card Permissive overreach transfer trip Bus or LAN used at the process level, that is, in near proximity to the measured and/or controlled components Power supply module Parameter setting tool Potential transformer or voltage transformer ratio Permissive underreach transfer trip Synchrocheck relay, COMBIFLEX Relay characteristic angle Evaluation software Resistance for phase-to-phase faults Resistance for phase-to-earth faults Reduced instruction set computer Root mean square value A balanced serial interface for the transmission of digital data in point-to-point connections Serial link according to EIA standard RS485 Real time clock Remote terminal unit Substation Automation Switch or push-button to close Station control system System configuration tool according to standard IEC 61850 Serial communication module. Used for SPA/LON/IEC communication. Subminiature version A, A threaded connector with constant impedance. Station monitoring system Simple network time protocol is used to synchronize computer clocks on local area networks. This reduces the requirement to have accurate hardware clocks in every embedded system in a network. Each embedded node can instead synchronize with a remote clock, providing the required accuracy. Strmberg protection acquisition, a serial master/slave protocol for point-to-point communication Switch for CB ready condition

SPA SRY

1016

Glossary

Chapter 22 Glossary

ST Starpoint SVC TC TCS TCP TCP/IP

Switch or push-button to trip Neutral point of transformer or generator Static VAr compensation Trip coil Trip circuit supervision Transmission control protocol. The most common transport layer protocol used on Ethernet and the Internet. Transmission control protocol over Internet Protocol. The de facto standard Ethernet protocols incorporated into 4.2BSD Unix. TCP/IP was developed by DARPA for internet working and encompasses both network layer and transport layer protocols. While TCP and IP specify two protocols at specific protocol layers, TCP/IP is often used to refer to the entire US Department of Defense protocol suite based upon these, including Telnet, FTP, UDP and RDP. Time delayed earth-fault protection function Threaded Neill Concelman, A threaded constant impedance version of a BNC connector Current transformer class according to IEC A term used to describe how the relay behaves during a fault condition. For example a distance relay is under-reaching when the impedance presented to it is greater than the apparent impedance to the fault applied to the balance point, i.e. the set reach. The relay does not see the fault but perhaps it should have seen it. See also Overreach. Process interface components that deliver measured voltage and current values Coordinated universal time. A coordinated time scale, maintained by the Bureau International des Poids et Mesures (BIPM), which forms the basis of a coordinated dissemination of standard frequencies and time signals. UTC is derived from International Atomic Time (TAI) by the addition of a whole number of "leap seconds" to synchronize it with Universal Time 1 (UT1), thus allowing for the eccentricity of the Earth"s orbit, the rotational axis tilt (23.5 degrees), but still showing the Earth"s irregular rotation, on which UT1 is based. The Coordinated Universal Time is expressed using a 24-hour clock and uses the Gregorian calendar. It is used for aeroplane and ship navigation, where it also sometimes known by the military name, "Zulu time". "Zulu" in the phonetic alphabet stands for "Z" which stands for longitude zero. Undervoltage Weak end infeed logic Voltage transformer A digital signalling interface primarily used for telecom equipment Three times zero-sequence current. Often referred to as the residual or the earth-fault current Three times the zero sequence voltage. Often referred to as the residual voltage or the neutral point voltage

TEF TNC connector TPZ, TPY, TPX, TPS Underreach

U/I-PISA UTC

UV WEI VT X.21 3IO 3UO

1017

Glossary

Chapter 22 Glossary

1018

ABB AB Substation Automation Products SE-721 59 Vsters Sweden Telephone: +46 (0) 21 34 20 00 Facsimile: +46 (0) 21 14 69 18 Internet: www.abb.com/substationautomation Printed on recycled and ecolabelled paper at Elanders Novum

1MRK 504 086-UEN