DOC/LP/01/28.02.

02

LAB PLAN AP9217 - ELECTRONICS DESIGN LABORATORY I Branch: M.E-Applied Electronics Sem: I

LP AP9217 Revision No:00 Date:10/09/12 Page 1 of 3

List of Experiments AP9217 ELECTRONICS DESIGN LABORATORY I LTPC 0042

1. System design using PIC Microcontroller. 2. Implementation of Adaptive Filters, periodogram and multistage multirate system in Processor. 3. Simulation of QMF using Simulation Packages. 4. Modeling of Sequential Digital system using VHDL. 5. Modeling of Sequential Digital system using Verilog. 6. Design and Implementation of ALU using FPGA. 7. Simulation of NMOS and CMOS circuits using SPICE. 8. System design using 16- bit Microprocessor. DSP

DOC/LP/01/28.02.02

LAB PLAN AP9217 - ELECTRONICS DESIGN LABORATORY I Branch: M.E-Applied Electronics Sem: I

LP AP9217 Revision No:00 Date:10/09/12 Page 2 of 3

Objective: To study Various Electronic system design. Batch 2Batch 3Batch 4Batch Batch 6Batch 7Batch Ses. No 1 2 3 4 5 6 7 8 9 10 11 12 13 1 2 3 4 5 6 7 8 9 10 11 2 3 4 1 6 7 5 9 10 11 8 3 4 1 2 7 5 6 10 11 8 9 Batch 8 4 1 2 3 6 7 5 11 8 9 10

Introduction 4 1 2 3 5 6 7 11 8 9 10 1 2 3 4 6 7 5 8 9 10 11 2 3 4 1 7 5 6 9 10 11 8 3 4 1 2 5 6 7 10 11 8 9

Model practical exam.

LAB PLAN AP9217 - ELECTRONICS DESIGN LABORATORY I Branch: M.E-Applied Electronics

LP AP9217 Revision No:00 Date:10/09/12 Sem: I Page 3 of 5 DOC/LP/01/28.02.02

List of Experiments
S. No 1. 2. 3. 4. 5. 6. 7. 8. Title Modeling of Sequential Digital system using VHDL: Counters Modeling of Sequential Digital system using VHDL : i)Registers (ii)FSM (Finite State Machine) modeling Modeling of Sequential Digital system using Verilog :Counters Modeling of Sequential Digital system using Verilog :Registers Design and Implementation of ALU using FPGA. Simulation of NMOS Inverter and CMOS Inverter circuits using SPICE. Simulation of CMOS Basic gates design using SPICE. System design using 16- bit Microprocessor. (i)Interfacing Stepper motor using 8086. 9. 10. 11. (ii)ADC interfacing using 8086. System design using PIC Microcontroller. (i)Elevator controller (ii)Blinking of LEDs with Switches (i)Implementation of Adaptive Filters, periodogram and multistage multirate system in DSP Processor (ii) Design of Adaptive Filters, periodogram and multistage multirate system using MATLAB Simulation of QMF using MATLAB 1 2 3 Cross reference as per syllabus 4 4 5 5 6 7 7 8

Prepared by Signature Name Designation Date B.Sarala ,M.Anushya Assistant professor

Approved by Dr. Ganesh vaidyanathan HOD-ECE