Ordering number : ENA0252

LA76810A
Overview

Monolithic Linear IC

For PAL/NTSC Color Television Sets

VIF/SIF/Y/Deflection 1chip IC
LA76810A is a VIF/SIF/Y/Deflection 1chip IC for PAL/NTSC color television sets.

Functions

VIF/SIF/Y/Deflection Implemented in a 1chip. I2C Bus Control

Specifications
Maximum Ratings at Ta = 25C
Parameter Maximum supply voltage Symbol V8 max V31 max V43 max Maximum supply current I18 max I25 max Allowable power dissipation Operating temperature Storage temperature Pd max Topg Tstg
3

Conditions

Ratings 7.0 7.0 7.0 25 35

Unit V V V mA mA W C C

Ta 65C *

1.6 -10 to +65 -55 to +150

* Provided with a glass epoxy board (114.376.11.6 mm )

Operating Conditions at Ta = 25C

Parameter Recommended supply voltage Symbol V8 V31 V43 Recommended supply current I18 I25 Operating supply voltage range V8 op V31 op V43 op Operating supply current range I25 op I18 op Conditions Ratings 5.0 5.0 5.0 19 27 4.7 to 5.3 4.7 to 5.3 4.7 to 5.3 24 to 30 17 to 21 Unit V V V mA mA V V V mA mA

Any and all SANYO Semiconductor products described or contained herein do not have specifications

SANYO Semiconductor assumes no responsibility for equipment failures that result from using products
at values that exceed, even momentarily, rated values (such as maximum ratings, operating condition ranges, or other parameters) listed in products specifications of any and all SANYO Semiconductor products described or contained herein.

that can handle applications that require extremely high levels of reliability, such as life-support systems, aircrafts control systems, or other applications whose failure can be reasonably expected to result in serious physical and/or material damage. Consult with your SANYO Semiconductor representative nearest you before using any SANYO Semiconductor products described or contained herein in such applications.

N2206 MS PC B8-4814 No.A0252-1/43

LA76810A
Electrical Characteristics Ta = 25C, VCCL = V8 = V31 = V43 = 5.0V, ICC = I18 = 19mA, ICC = I25 = 27mA
Parameter [Circuit voltage, current] IF supply current RGB supply voltage Horizontal supply voltage CCD supply current Video supply current [CCD block] Voltage gain R Voltage gain B Difference of voltage gain Delay time [OSD block] OSD Fast SW threshold FSTH ROSDH GOSDH BOSDH RRGB LRRGB GRGB LGRGB BRGB LBRGB 1.7 120 70 85 1.12 45 0.8 45 0.8 45 1.9 165 120 120 1.4 50 1 50 1.0 50 2.2 200 140 155 1.68 60 1.2 60 1.2 60 V IRE IRE IRE Ratio % Ratio % Ratio % GV_R GV_B DGV Td -2 -2 0 0 0 0.1 63.8 2 2 0.3 dB dB dB s I8 V18 V25 I31 I43 V8 = 5V, V3 = 2.5V I18 = 19mA I25 = 27mA I31 = 5V I43 = 5V 65.0 8.0 5.0 5.6 124.0 mA V V mA mA Symbol Conditions Ratings min typ max Unit

Red RGB output level Green RGB output level Blue RGB output level Analog OSD R output level Gain match Linearity Analog OSD G output level Gain match Linearity Analog OSD B output level Gain Match Linearity [RGB output (cutoff drive) block] Brightness control (Normal) Hi brightness (max) Low brightness (min) Cutoff control (min) (Bias control) (max) Resolution Sub-bias control Resolution Drive adjustment Maximum output output Output attenuation [VIF block] Maximum RFAGC voltage Minimum RFAGC voltage RF AGC Delay Pt (@DAC = 0) RF AGC Delay Pt (@DAC = 63) Input sensitivity No-signal video output voltage Sync signal tip level Video output amplitude Video S/N C-S beat level Differential gain Differential phase Maximum AFT output voltage

BRT64 BRT127 BRT0 Vbias0 Vbias255 Vbiassns Vsbiassns Rbout63 RBout0

1.7 15 -25 1.6 2.6

2 20 -20 2 3 4 7 2.5

2.4 25 -15 2.4 3.4

V IRE IRE V V mV/Bit mV/Bit Vp-p

11

dB

VRFH VRFL RFAGC0 RFAGC63 Vi VOn VOtip VO S/N IC-S DG DP VAFTH

CW = 80dB, DAC = 0 CW = 80dB, DAC = 63 DAC = 0 DAC = 63 Output-3db No signal CW = 80dB 80dB, AM = 78%, fm = 15kHz CW = 80dB V4.43MHz/V1.07MHz 80dB, 87.5% Video MOD 80dB, 87.5% Video MOD CW = 80dB, frequency variations

8.5 0 85

9 0.3 0.7

Vdc Vdc dB 75 46 dB dB Vdc Vdc Vp-p dB dB 10.0 10.0 5 % deg Vdc

3.1 0.9 1.9

3.5 1.2 2.0 45 30 5.0 2.0

3.9 1.5 2.1

4.3

4.7

Continued on next page.

No.A0252-2/43

LA76810A
Continued from preceding page. Parameter Minimum AFT output voltage AFT detection sensitivity APC pull-in range (U) APC pull-in range (L) NT Trap1 (4.5MHz) NT Trap2 (4.8MHz) BG Trap1 (5.5MHz) BG Trap2 (5.85MHz) I Trap1 (6.0MHz) I Trap2 (6.55MHz) DK Trap1 (6.5MHz) NT Group Delay1 (3.5MHz) NT Group Delay2 (4.0MHz) BG Group Delay1 (4.0MHz) BG Group Delay2 (4.4MHz) I Group Delay1 (4.0MHz) I Group Delay2 (4.4MHz) DK Group Delay1 (4.0MHz) DK Group Delay2 (4.4MHz) [SIF block] FM detection output voltage FM limiting sensitivity FM detection output f characteristics FM detection output distortion AM rejection ratio SIF S/N PAL de-emph time constant PAL/NT difference of voltage gain TN de-emph time constant BPF 3dB band width [AUDIO block] Maximum gain Variable range Frequency characteristics Mute Distortion S/N Crosstalk [Video SW block] Video signal input 1DC voltage Video signal input 1AC voltage Video signal input 2DC voltage Video signal input 2AC voltage SVO terminal DC voltage SVO terminal AC voltage [Filter block] Chroma trap amount NTSC Chroma trap amount PAL C-BPF1A (3.93MHz) CtrapN CtrapP CBPF1A Reference: 4.43MHz FILTER SYS = 0010 Continued on next page. -36.0 -36.0 -6.0 -26.0 -26.0 -3.0 -22.0 -22.0 0.0 dB dB dB VIN1DC VIN1AC VIN2DC VIN2AC SVODC SVOAC 1.7 1.7 2.2 2.2 2.5 1 2.5 1 2 2 2.3 2.3 2.8 2.8 V Vp-p V Vp-p V Vp-p AGMAX ARANGE AF AMUTE ATHD ASN ACT 20kHz 20kHz 1kHz, 500mVrms, Vol: MAX DIN.Audio 20kHz 65 70 70 1kHz -2.5 60 -3.0 70 0.0 65 3.0 0.5 2.5 dB dB dB dB % dB dB STHD SAMR SSN SPTC SGD SNTC SBW FM = 30kHz AM = 30% DIN.Andio 40 50 3.0 0.0 3.0 3.0 1.0 % dB dB dB dB dB dB SOADJ SLS SF Output -3dB fm = 100kHz -0.5 6.0 580 600 620 61 9.0 mVrms dB dB Symbol VAFTL VAFTS fPU fPL NTR1 NTR2 BTR1 BTR2 ITR1 ITR2 DTR1 NGD1 NGD2 BGD1 BGD2 IGD1 IGD2 DGD1 DGD2 for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz for 1MHz Conditions CW = 80dB, frequency variations CW = 80dB, frequency variations Ratings min 0.0 12.0 1.0 1.0 -35 -20 -35 -20 -35 -20 -35 200 700 100 200 50 90 30 40 typ 0.2 20.0 max 0.7 28.0 Unit Vdc mV/kHz MHz MHz dB dB dB dB dB dB dB ns ns ns ns ns ns ns ns

No.A0252-3/43

LA76810A
Continued from preceding page. Parameter C-BPF1B (4.73/4.13MHz) C-BPF1C (4.93/3.93MHz) C-BPF2A (3.93MHz) C-BPF2B (4.73/4.13MHz) C-BPF2C (4.93/3.93MHz) Y-DL TIME1 S-VHS Y-DL TIME2 PAL Y-DL TIME3 NTSC Y-DL TIME4 SECAM [Video block] Video overall gain (Contrast max) Contrast adjustment Characteristics Contrast adjustment Characteristics Sharpness variability range Maximum black stretch gain Black stretch threshold (60IRE black) DC transmission amount Horizontal/vertical blanking output level Video frequency characteristics 1 S-VHS Video frequency characteristics 2 PAL Video frequency characteristics 3 NTSC Video frequency characteristics 4 SECAM [Chroma block]: PAL/NTSC common B-Y/Y amplitude ratio Color control characteristics 1 Color control characteristics 2 Color control sensitivity fsc output label Residual higher harmonic level B Residual higher harmonic level R Residual higher harmonic level G Continued on next page. E_CAR_G 300 mVp-p E_CAR_R 300 mVp-p CLRBY CLRMN CLRMM CLRSE FSC37 E_CAR_B Color MAX/CEN Color MAX/MIN 75 1.6 33 1 100 2.0 40 2 200 300 150 2.4 50 4 % deg dB %/bit mVp-p mVp-p BW4 3.1MHz/100kHz -6.0 -3.0 0.0 dB BW3 2.6MHz/100kHz -6.0 -3.0 0.0 dB BW2 3.2MHz/100kHz -6.0 -3.0 0.0 dB BW1 6.0MHz/100kHz -6.0 -3.0 0.0 dB ClampG RGBBLK 95.0 0.1 100.0 0.4 105.0 0.7 % V (Min/max) (Normal) (max) (min) Sharp31 Sharp63 Sharp0 BKSTmax BKSTTH FILTER SYS = 0000 FILTER SYS = 0000 FILTER SYS = 0000 6.0 9.0 -4.0 20.0 -5.0 9.0 12.0 -1.0 25.0 0.0 12.0 15.0 2.0 30.0 5.0 dB dB dB IRE IRE (Normal/max) CONT0 -15.0 -12.0 -9.0 dB CONT63 -7.5 -6.0 -4.5 dB CONT127 9.0 11.0 13.0 dB Symbol CBPF1B CBPF1C CBPF2A CBPF2B CBPF2C TdY1 TdY2 TdY3 TdY4 Conditions Reference: 4.13MHz FILTER SYS = 0010 Reference: 3.93MHz FILTER SYS = 0010 Reference: 4.43MHz FILTER SYS = 0011 Reference: 4.13MHz FILTER SYS = 0011 Reference: 3.93MHz FILTER SYS = 0011 FILTER SYS = 0100 FILTER SYS = 0010 FILTER SYS = 0001 FILTER SYS = 1000 300.0 490.0 530.0 630.0 350.0 540.0 580.0 680.0 400.0 590.0 630.0 730.0 ns ns ns ns -2.5 0.0 2.5 dB -2.0 0.0 2.0 dB -4.0 -1.0 0.0 dB 6.0 4.0 1 dB Ratings min -0.5 typ 1.5 max 3.5 Unit dB

No.A0252-4/43

LA76810A
Continued from preceding page. Parameter [Chroma block]: PAL ACC amplitude characteristics 1 ACC amplitude characteristics 2 Demodulation output ratio R-Y/B-Y: PAL Demodulation output ratio G-Y/B-Y: PAL Demodulation output ratio G-Y/R-Y: PAL Demodulation angle R-Y/B-Y: PAL Killer operating point APC pull-in range (+) APC pull-in range (-) [Chroma block]: NTSC ACC amplitude characteristics 1 ACC amplitude characteristics 2 Demodulation output ratio R-Y/B-Y: NTSC Demodulation output ratio G-Y/B-Y: NTSC Demodulation angle B-Y/R-Y: NTSC Demodulation angle G-Y/B-Y: NTSC Killer operating point APC pull-in range (+) APC pull-in range (-) Tint center Tint variable range (+) Tint variable range (-) [Deflection block] Horizontal free-running frequency Horizontal pull-in range Horizontal output pulse width Horizontal output pulse saturation voltage Vertical free-running cycle 50 Vertical free-running cycle 60 Horizontal output pulse phase Horizontal output pulse phase Horizontal position adjustment range Horizontal position adjustment maximum variability width POR circuit operating voltage Horizontal blanking left @0 Horizontal blanking left @7 Horizontal blanking right @0 Horizontal blanking right @7 Sand castle pulse crest value H Sand castle pulse crest value M1 Sand castle pulse crest value L SANDL 0.1 0.4 0.7 V VPOR BLKL0 BLKL7 BLKR0 BLKR7 SANDH SANDM1 BLKL: 000 BLKL: 111 BLKR: 000 BLKR: 111 3.70 7500 10800 1800 -1100 5.3 3.7 4.00 8300 11600 2600 -300 5.6 4.0 4.30 9100 12400 3400 500 5.9 4.3 V ns ns ns ns V V HPHstep 200.0 ns VFR50 VFR60 HPHCENpal HPHCENnt HPHrange 5bit 312.0 262.0 9.5 9.5 312.5 262.5 10.5 10.5 2.2 313.0 263.0 11.5 11.5 H H s s s fH fH PULL Hduty V Hsat 15500 400 36.1 0 37.6 0.2 39.1 0.4 15625 15750 Hz Hz s V KILL_N PULIN+_N PULIN-_N TINCEN TINT+ TINT-10 35 -35 0 ANGGB_N ANGBR_N GB_N ACCM1_N ACCM2_N RB_N Input:+6dB/0dB 0dB = 40IRE Input:-20dB/0dB R-Y/B-Y_GainBalance_DAC, R-Y/B-Y_Angle_DAC = Center R-Y/B-Y_GainBalance_DAC, R-Y/B-Y_Angle_DAC = Center R-Y/B-Y_GainBalance_DAC, R-Y/B-Y_Angle_DAC = Center R-Y/B-Y_GainBalance_DAC, R-Y/B-Y_Angle_DAC = Center 0dB = 40IRE -39 350 -350 10 -32 -25 dB Hz Hz deg deg deg 227 240 250 deg 99 104 109 deg 0.24 0.30 0.38 deg 0.8 0.7 0.80 1.0 1.0 0.90 1.2 1.1 1.00 deg deg deg KILL_P PULIN+_P PULIN-_P ANGBR_P GR_P GB_P ACCM1_P ACCM2_P RB_P Input: +6dB/0dB 0dB = 40IRE Input: -20dB/0dB R-Y/B-Y_GainBalance_DAC, R-Y/B-Y_Angle_DAC = Center R-Y/B-Y_GainBalance_DAC, R-Y/B-Y_Angle_DAC = Center, R-Y= no-signal R-Y/B-Y_GainBalance_DAC, R-Y/B-Y_Angle_DAC = Center, B-Y = no-signal R-Y/B-Y_GainBalance_DAC, R-Y/B-Y_Angle_DAC = Center 0dB = 40IRE -36 350 -350 -30 -23 dB Hz Hz 85 90 95 deg -0.56 -0.51 -0.46 deg -0.21 -0.19 -0.17 deg 0.8 0.7 0.50 1.0 1.0 0.56 1.2 1.1 0.67 deg deg deg Symbol Conditions Ratings min typ max Unit

Continued on next page.

No.A0252-5/43

LA76810A
Continued from preceding page. Parameter Sand castle pulse crest value M2 Burst gate pulse width Burst gate pulse phase SECAM V pulse width <Vertical screen size adjustment> Vertical ramp output amplitude PAL@64 Vertical ramp output amplitude NTSC@64 Vertical ramp output amplitude PAL@0 Vertical ramp output amplitude PAL@127 <High-voltage dependent vertical size correction> Vertical size correction @0 <Vertical screen position adjustment> Vertical ramp DC voltage PAL@32 Vertical ramp DC voltage NTSC@32 Vertical ramp DC voltage PAL@0 Vertical ramp DC voltage PAL@63 Vertical linearity @16 Vertical linearity @0 Vertical linearity @31 Vertical @16 Vertical S-shaped correction @0 Vertical @31 S-shaped correction VScor0 VScor31 VSC: 00000 VSC: 11111 0.85 0.36 1.00 0.51 1.15 0.66 ratio ratio S-shaped correction Vlin16 Vlin0 Vlin31 VScor16 VLIN: 10000 VLIN: 00000 VLIN: 11111 VSC: 10000 0.85 1.17 0.57 0.55 1.00 1.32 0.72 0.70 1.15 1.47 0.87 0.85 ratio ratio ratio ratio Vdcpal63 VDC: 111111 2.65 2.80 2.95 Vdc Vdcpal0 VDC: 000000 1.85 2.00 2.15 Vdc Vdcnt32 VDC: 100000 2.25 2.40 2.55 Vdc Vdcpal32 VDC: 100000 2.25 2.40 2.55 Vdc Vsizecomp VCOMP: 000 0.83 0.88 0.93 ratio Vspal127 VSIZE: 1111111 1.05 1.20 1.35 Vp-p Vspal0 VSIZE: 0000000 0.40 0.50 0.60 Vp-p Vsnt64 VSIZE: 1000000 0.75 0.85 0.95 Vp-p Vspal64 VSIZE: 1000000 0.75 0.85 0.95 Vp-p BGPWD BGPPH SECAMV 3.5 4.9 11.0 4.0 5.4 11.5 4.5 5.9 12.0 s s H Symbol SANDM2 Conditions Ratings min 1.7 typ 2.0 max 2.3 Unit V

Package Dimensions
unit : mm 3273
47.58 54 28

(4.0)

1.05

3.8 5.0max

0.51min

1.78

0.48

(0.65)

SANYO : DIP54S(600mil)

0.25

27

15.24

13.8

No.A0252-6/43

LA76810A
Block Diagram and Test Circuit

No.A0252-7/43

LA76810A
Test Conditions Ta = 25C, VCC = V8 = V31 = V43 = 5.0V, l18 = 19mA, ICC = l25 = 27mA
Parameter [Circuit voltage, current] Horizontal supply voltage (pin 25) RGB supply voltage (pin 18) V18 V25 No signal Apply a current of 27mA to pin 25 and measure the voltage at pin 25. No signal Apply a current of 19mA to pin 18 and measure the voltage at pin 18. No signal Apply a voltage of 5.0V to pin 8 and measure the incoming DC current (mA). (IF AGC 2.5V applied) No signal Apply a voltage of 5.0V to pin 31 and measure the incoming DC current (mA). No signal Apply a voltage of 5.0V to pin 43 and measure the incoming DC current (mA). Initial Initial Initial Initial Initial Symbol Test point Input signal Test method Bus conditions

25

18

IF supply current (pin 8)

I8 (CDDICC)

CCD supply current (pin 31)

I31 (CCDICC) I43 (DEFICC)

31

Video/vertical supply current (pin 43)

43

VIF Block Input Signals and Test Conditions

1. Input signals must all be input to the PIF IN (pin 6) in the Test Circuit. 2. All input signal voltage values are the levels at the VIF IN (pin 6) in the Test Circuit. 3. Signal contents and signal levels
Input signal SG1 CW SG2 CW SG3 CW SG4 CW SG5 38.9MHz 87.5% Video Mod. 10-stairstep wave (Subcarrier: 4.43MHz) Frequency variable 33.4MHz 34.47MHz Waveform 38.9MHz Conditions

SG6

38.9MHz fm = 15kHz, AM = 78%

4. Before measurement, adjust the DAC as follows.

Parameter Video Level DAC Test point Input signal SG6, 80dB Adjustment Set the output level at pin 46 as close to 2.0Vp-p as possible.

46

NoA0252-8/40

LA76810A
VIF Block Test Conditions
Input signal [VIF block] Maximum RF AGC voltage Minimum RF AGC voltage RF AGC Delay Pt (@DAC = 0) RF AGC Delay Pt (@DAC = 63) Input sensitivity Vi RFAGC63 RFAGC0 VRFL VRFH Symbol Test point Input signal Test method Bus conditions

4 4 4 4 46

SG1 80dB SG1 80dB SG1 SG1 SG6

Measure the DC voltage at pin 4. Measure the DC voltage at pin 4. Obtain the input level at which the DC voltage at pin 4 becomes 4.5V. Obtain the input level at which the DC voltage at pin 4 becomes 4.5V. Using an oscilloscope, observe the level at pin 46 and obtain the input level at which the waveform's p-p value becomes 1.4Vp-p.

RF.AGC = "000000" RF.AGC = "111111" RF.AGC = "000000" RF.AGC = "111111"

No-signal video output voltage Sync signal tip level Video output amplitude Video S/N

VOn VOtip VO S/N

46 46 46 46

No signal SG1 80dB SG6 80dB SG1 80dB SG1 SG2 SG3

Set IF AGC = 1 and measure the DC voltage at pin 46. Measure the DC voltage at pin 46. Using an oscilloscope, observe the level at pin 46 and measure the waveforms p-p value. Measure the noise voltage (Vsn) at pin 46 with an RMS voltmeter through a 10kHz to 5.0MHz band-pass filter and calculate 20 log (1.43/Vsn). Input a 80dB SG1 signal and measure the DC voltage (V3) at pin 3. Mix SG1 = 74dB, SG2 = 64 dB, and SG3 = 64 dB to enter the mixture in the VIF IN. Apply V3 to pin 3 from an external DC power supply. Using a spectrum analyzer, measure the difference between pin 46s 4.43MHz component and 1.07MHz component.

C-S beat level

IC-S

46

Differential gain Differential phase Maximum AFT output voltage Minimum AFT output voltage AFT detection sensitivity

DG DP VAFTH

46 46 10

SG5 80dB SG5 80dB SG4 80dB SG4 80dBz SG4 80dBz

Using a vector scope, measure the level at Pin 46. Using a vector scope, measure the level at Pin 46. Set and input the SG4 frequency to 37.9MHz to be input. Measure the DC voltage at pin 10 at that moment. Set and input the SG4 frequency to 39.9MHz to be input. Measure the DC voltage at pin 10 at that moment. Adjust the SG4 frequency and measure frequency deviation f when the DC voltage at pin 10 changes from 1.5V to 3.5V. VAFTS = 2000/f [mV/kHz]

VAFTL

10

VAFTS

10

APC pull-in range (U), (L)

fPU, fPL

46

SG4 80dB

Connect an oscilloscope to pin 46 and adjust the SG4 frequency to a frequency higher than 38.9MHz to bring the PLL into unlocked mode. (A beat signal appears.) Lower the SG4 frequency and measure the frequency at which the PLL locks again. In the same manner, adjust the SG4 frequency to a lower frequency to bring the PLL into unlocked mode. Higher the SG4 frequency and measure the frequency at which the PLL locks again.

NoA0252-9/40

LA76810A
SIF Block (FM block) Input Signals and Test Conditions
Unless otherwise specified, the following conditions apply when each measurement is made. 1. Bus control condition: IF.AGC.SW = "1", SIF.SYS = "01", DEEM-TC = "0", FM.GAIN = "0" 2. SW:IF1 = "ON" 3. Input signals are input to pin 54 and the carrier frequency is 5.5MHz.
Input signal FM detection output voltage Symbol SOADJ 2 Test point Input signal 90dB, fm = 400Hz, FM = 30kHz Test method Adjust the DAC (FM.LEVEL) such that the 400Hz component of the FM detection output at pin 2 become as close to 600mVrms as possible and measure (SV1:mVrms) the output at that moment. FM limiting sensitivity FM detection output f characteristics (fm = 100kHz) FM detection output distortion AM rejection ratio SAMR 2 STHD 2 SF 2 SLS 2 fm = 400Hz, FM = 30kHz 90dB, fm = 100kHz FM = 30kHz 90dB, fm = 400Hz, FM = 30kHz 90dB, fm = 400Hz, AM = 30% Measure the 1kHz component (SV3: mVrms) of the FM detection output at pin 2. Assign the measured value to SV3 and calculate as follows: SAMR = 20*LOG (SV1/SV3) [dB] SIF.S/N SSN 2 PAL de-emph time constant SPTC 2 90dB, CW 90dB, fm = 3.18KHz FM = 30KHz PAL/NT Difference of voltage gain SGD 2 fo = 4.5MHz 90dB, fm = 400Hz FM = 15KHz NT de-emph time constant SNTC 2 fo = 4.5MHz 90dB, fm = 2.12kHz FM = 15kHz BPF 3db band width SBW 2 90dB, CW Measure the noise level (DIN AUDIO, SV4: mVrms) at pin 2. Calculate as follows: SSN=20*LOG(SV1/SV4) [dB] Measure the 3.18kHz component (SV5: mVrms) of the FM detection output at pin 2 and calculate as follows: SNTC = 20*LOG (SV1/SV5) [dB] Measure the 400Hz component (SV6: mVrms) of the FM detection output at pin 2 and calculate as follows: SNTC = 20*LOG (SV1/SV6) [dB] Measure the 2.12kHz component (SV7: mVrms) of the FM detection output at pin 2 and calculate as follows: SNTC = 20*LOG (SV6/SV7) [dB] Set SW: IF1 = "OFF". Pin9 = 5V Measure the 458kHz component (SV8: mVrms) at pin 2. Set the input frequency to 5.565MHz to the input frequency and measure the 393kHz component (SV9: mVrms) at pin 2 to calculate as follows: SBW = 20*LOG (SV8/SV9) [dB] FM level = Adjustment value SIF.SYS = "00" DEEM-TC = "1" FM.GAIN = "1" FM level = Adjustment value SIF.SYS = "00" DEEM-TC = "1" FM.GAIN = "1" FM level= Adjustment value FM level = Adjustment value FM level = Adjustment value FM level = Adjustment value Measure the input level (dB) at which the 400Hz component of the FM detection output at pin 2 becomes -3dB relative to SV1. Set SW: IF1 = "OFF". Measure (SV2: mVrms) the FM detection output of pin 2. Calculate as follows: SF = 20*LOG (SV1/SV2) [dB] Measure the distortion factor of the 400Hz component of the FM detection output at pin 2. FM level = Adjustment value FM level = Adjustment value FM level = Adjustment value Bus conditions

NoA0252-10/40

LA76810A
Audio Block Input Signals and Test Conditions
Unless otherwise specified, the following conditions apply when each measurement is made. 1. Bus control condition: AUDIO.MUTE = "0", AUDIO.SW = "1", VOL.FIL = "0", SIF.SYS = "01", IF.AGC.SW = "1" 2. Input 5.5MHz, 90dB and CW at pin 54. 3. Enter an input signal from pin 51.
Input signal Maximum gain Symbol AGMAX Test point Input signal 1kHz, CW 500mVrms 1kHz, CW 500mVrms 20kHz, CW 500mVrms 20kHz, CW 500mVrms 1kHz, CW 500mVrms No signal Test method Measure the 1kHz component (V1: mVrms) at the pin 1 and calculate as follows: AGMAX = 20*LOG (V1/500) [dB] Variable range ARANGE Measure the 1kHz component (V2: mVrms) at the pin 1 and calculate as follows: ARANGE = 20*LOG (V1/V2) [dB] Frequency characteristics Mute AMUTE AF Measure the 20kHz component (V3: mVrms) at the pin 1 and calculate as follows: AF = 20*LOG (V3/V1) [dB] Measure the 20kHz component (V4: mVrms) at the pin 1 and calculate as follows: AMUTE = 20*LOG (V3/V4) [dB] Distortion S/N ATHD ASN Measure the distortion of the 1kHz component at the pin 1. Measure the noise level (DIN AUDIO, V5: mVrms) at the pin 1 and calculate as follows: ASN = 20*LOG (V1/V5) [dB] Crosstalk ACT 20kHz, CW 500mVrms Measure the 20kHz component (V6: mVrms) at the pin 1 and calculate as follows: ACT = 20*LOG (V3/V6) [dB] VOLUME = "1111111" AUDIO.SW = "0" VOLUME = "1111111" VOLUME = "1111111" AUDIO.MUTE = 1 VOLUME = "1111111" VOLUME = "1111111" VOLUME = "0000000" Bus conditions VOLUME = "1111111"

1 1

NoA0252-11/40

LA76810A
Video Block Input Signals and Test Conditions
C IN Input* chroma burst signal: 40 IRE Y IN input signal 1001RE: 714mV Bus control bit conditions: Initial test state 0IRE signal (L-0): NTSC standard sync signal
PEDESTAL LEVEL H SYNC 4.7s (H/V SYNC:40IRE: 286mV)

XIRE signal (L-X)

XIRE (X = 0 to 100) 0IRE

CW signal (L-CW)
20IRE CW signal

50IRE

BLACK STRETCH 0IRE signal (L-BK)

50s

100IRE

5s (Point A)

R/G/B IN Input signal

RGB Input signal 1 (0-1)
to each 20s

0.35V A B

0.7V 0.0VDC

RGB Input signal 2 (0-2)

20s

30s

1.0VDC 0.0VDC

NoA0252-12/40

LA76810A
Video Block Test Conditions
Input signal Video overall gain (Contrast max) Contrast adjustment characteristics (normal/max) Contrast adjustment characteristics (min/max) Video frequency Characteristics 1 (SVHS) BW1 L-CW With the input signals continuous wave = 100kHz, measure the output signals continuous wave amplitude (PEAKDC Vp-p). With the input signals continuous wave = 6MHz, measure the output signals continuous wave amplitude (CW7 Vp-p). Calculate BW1 = 20Log (CW6/PEAKDC). Video frequency Characteristics 2 (PAL) Video frequency Characteristics 3 (NTSC) Video frequency Characteristics 4 (SECAM) Chroma trap amount PAL CtraPP L-CW BW4 L-CW BW3 L-CW BW2 L-CW With the input signals continuous wave = 3.2MHz, measure the output signals continuous wave amplitude (CW3.2 Vp-p). Calculate BW2 = 20Log (CW3.2/PEAKDC). With the input signals continuous wave = 2.6MHz, measure the output signals continuous wave amplitude (CW2.6 Vp-p). Calculate BW3 = 20Log (CW2.6/PEAKDC). With the input signals continuous wave = 3.1MHz, measure the output signals continuous wave amplitude (CW3.1 Vp-p). Calculate BW4 = 20Log (CW3.1/PEAKDC). With the input signals continuous wave = 4.43MHz, measure the output signals continuous wave amplitude (F0P Vp-p). Calculate CtraP = 20Log (F0P/PEAKDC). Chroma trap amount NTSC CtraPN L-CW With the input signals continuous wave = 3.58MHz, measure the output signals continuous wave amplitude (F0N Vp-p). Calculate CtraN = 20Log (F0N/PEAKDC). DC transmission amount ClampG1 L-0 Measure the output signals 0IRE DC level (BRTPL V). Brightness: 0000000 CONTRAST: 1111111 L-100 Measure the output signals 0IRE DC level (DRVPH V) and 100IRE amplitude (DRVH Vp-p) and calculate ClampG = 100 (1+(DRVPH - BRTPL)/DRVH). Y-DL TIME1(SVHS) TdY1 L-50 Obtain the time difference (the delay time) from when the rise of the input signal's 50IRE amplitude to the output signal's 50IRE amplitude. Y-DL TIME2(PAL) TdY2 L-50 Obtain the time difference (the delay time) from when the rise of the input signal's 50IRE amplitude to the output signal's 50IRE amplitude. Y-DL TIME3(NTSC) TdY3 L-50 Obtain the time difference (the delay time) from when the rise of the input signal's 50IRE amplitude to the output signal's 50IRE amplitude. Y-DL TIME4(SECAM) TdY4 L-50 Obtain the time difference (the delay time) from when the rise of the input signal's 50IRE amplitude to the output signal's 50IRE amplitude. Continued on next page. FILTER SYS:1000 FILTER SYS:0000 FILTER SYS:0010 Brightness: 0000000 Contrast: 1111111 FILTER SYS:0100 FILTER SYS: 000 Sharpness: 000000 FILTER SYS: 010 Sharpness: 000000 FILTER SYS: 1000 SHARPNESS: 000000 FILTER SYS: 0000 SHARPNESS: 000000 FILTER SYS: 0010 SHARPNESS: 000000 FILTER SYS: 0100 SHARPNESS: 000000 CONT0 L-50 Measure the output signals 50IRE amplitude (CNTLB Vp-p) and calculate CONT0 = 20Log (CNTLB/0.357). CONTRAST: 0000000 CONT63 Symbol CONT127 Test point Input signal L-50 Test method Measure the output signals 50IRE amplitude (CNTHB Vp-p) and calculate CONT127 = 20Log (CNTHB/0.357). L-50 Measure the output signals 50IRE amplitude (CNTCB Vp-p) and calculate CONT63 = 20Log (CNTCB/0.357). CONTRAST: 0111111 Bus bit/input signal CONTRAST: 1111111

21

21

21

21

21

21

21

21

21

21

21

21

21

21

NoA0252-13/40

LA76810A
Continued from preceding page. Input signal Maximum black stretch gain Symbol BKSTmax Test point Input signal L-BK Test method Measure the 0IRE DC level (BKST1 V) at point A of the output signal in the Black Stretch Defeat (Black Stretch OFF) mode. Measure the 0IRE DC level (BKST2 V) at point A of the output signal in the Black Stretch ON mode. Calculate BKSTmax=250 (BKST1-BKST2) /CNTHB. Black stretch threshold black (60IRE black) BKSTTH L-60 Measure the 60IRE DC level (BKST3 V) of the output signal in the Black Stretch Defeat ON mode. Measure the 60IRE DC level (BKST4 V) of the output signal in the Black Stretch Defeat (Black Stretch OFF) mode. Calculate BKSTTH = 50 (BKST4-BKST3)/CNTHB. Sharpness variability Sharp31 L-CW With the input signals continuous wave = 2.2MHz, measure the output signals continuous wave amplitude (F00S31 Vp-p). (normal) (max) Sharp63 L-CW Calculate Sharp31 = 20Log (F00S31/PEAKDC). With the input signals continuous wave = 2.2MHz, measure the output signals continuous wave amplitude (F00S63 Vp-p). Calculate Sharp63=20Log (F00S63/PEAKDC). (min) Sharp0 L-CW With the input signals continuous wave=2.2MHz, measure the output signals continuous wave amplitude (F00S0 Vp-p). Calculate Sharp0 = 20Log (F00S0/PEAKDC). Horizontal/vertical blanking output level RGBBLK L-100 Measure the DC level (RGBBLK V) for the output signals blanking period. FILTER SYS:0000 Sharpness: 000000 FILTER SYS:0000 Sharpness: 111111 FILTER SYS:0000 Sharpness: 100000 characteristics Blk Str DEF: 0 Blk Str DEF: 0 Bus bit/input signal

21

21

21

21

[OSD block] Bus control bit conditions: Contrast = 63, Brightness = 63

Input signal OSD Fast SW threshold Red RGB output level ROSDC Symbol FSTH Test point Input signal L-0 O-2 L-50 Test method Apply voltage to pin 17 and measure the voltage at pin 17 at the point where the output signal switches to the OSD signal. Measure the output signals 50IRE amplitude (CNTCR Vp-p). L-0 O-2 Measure the OSD output amplitude (OSDHR Vp-p). Pin 17: 3.5V Pin 14A: O-2 applied Calculate ROSDC = 50 (ROSDC /CNTCR) Green RGB output level GOSDC L-50 Measure the output signals 50IRE amplitude (CNTCG Vp-p). L-0 O-2 Measure the OSD output amplitude (OSDHG Vp-p). Pin 17: 3.5V Pin 15A: O-2 applied Calculate GOSDC = 50 (GOSDC/CNTCG) Continued on next page. Bus bit/input signal Pin 16A: O-2 applied

21

19

20

NoA0252-14/40

LA76810A
Continued from preceding page. Input signal Blue RGB output level Symbol BOSDC Test point Input signal L-50 (CNTCB Vp-p). L-0 O-2 Measure the OSD output amplitude (OSDHB Vp-p). Calculate BOSDC = 50 (OSDHB/CNTCB) Analog OSD R output level L-0 Measure the amplitudes at point A (0.35V portion of the input signal 0-1) and point B (0.7V portion of the input signal 0-1) of the output signal. Assign the measured values to RGBLR Vp-p and RGBHR Vp-p, respectively. Gain match linearity Analog OSD G output level RRGB LRRGB L-0 Calculate RRGB = RGBLR/CNTCR. Calculate LRRGB = 100 (RGBLR/RGBHR). Measure the amplitudes at point A (0.35V portion of the input signal 0-1) and point B (0.7V portion of the input signal 0-1) of the output signal. Assign the measured values to RGBLG Vp-p and RGBHG Vp-p, respectively. Gain match linearity Analog OSD B output level GRGB LGRGB L-0 Calculate GRGB = RGBLG/CNTCG. Calculate LGRGB = 100 (RGBLG/RGBHG). Measure the amplitudes at point A (0.35V portion of the input signal 0-1) and point B (0.7V portion of the input signal 0-1) of the output signal. Assign the measured values to RGBLB Vp-p and RGBHB Vp-p, respectively. Gainmatch linearity BRGB LBRGB Calculate BRGB = RGBLB/CNTCB. Calculate LBRGB = 100 (RGBLB/RGBHB). . Pin 17: 3.5V Pin 16A: O-1 applied Pin 17: 3.5V Pin 15A: O-1 applied Pin 17 : 3.5V Pin 14A : O-1 applied Pin 17: 3.5V Pin 16A: O-2 applied Test method Measure the output signals 50IRE amplitude Bus bit/input signal

21

19

O-1

20

O-1

21

O-1

[RGB output block] (Cutoff, drive block) Bus control bit conditions: Contrast=127
Input signal Brightness control (normal) Symbol BRT63 Test point Input signal L-0 Test method Measure the 0IRE DC levels of the respective output signals of R output (19), G output (20), and B output (21). Assign the measured values to BRTPCR, BRTPCG, and BRTPCB V, respectively. Bus bit/input signal Brightness: 01111111

19

20

Calculate BRT63 = (BRTPCR+BRTPCG+ BRTPCB)/3.

21
(max) BRT127 Measure the 0IRE DC level of the output signal of B output (21) and assign the measured value to Brightness: 1111111

21

BRTPHB. Calculate BRT127 = 50 (BRTPHB-BRTPCB)/ CNTHB.

(min)

BRT0

Measure the 0IRE DC level of the output signal of B output (21) and assign the measured value to BRTPLB. Calculate BRT0 = 50 (BRTPLB-BRTPCB)/ CNTHB.

Brightness: 0000000

Continued on next page.

NoA0252-15/40

LA76810A
Continued from preceding page. Input signal Bias (cutoff) control (min) Symbol Vbias0 Test point Input signal L-50 Test method Measure the 0IRE DC levels (Vbias0* V) of the respective output signals of R output (19), G output (20), and B output (21). *: R, G, and B (max) Vbias255 Bus bit/input signal Sub-Brightness: 0000000

19

20

Measure the 0IRE DC levels (Vbias255* V) of the respective output signals of R output (19), G output (20), and B output (21). *: R, G, and B Measure the 0IRE DC levels (BAS80* V) of the respective output signals of R output (19), G output (20), and B output (21). *: R, G, and B Measure the 0IRE DC levels (BAS48* V) of the respective output signals of R output (19), G output (20), and B output (21). Calculate Vbiassns* = (BAS80*-BAS48*)/32

Sub-Brightness: 1111111 Red/Green/Blue Bias: 11111111 Red/Green/Blue Bias:01010000

21
Bias (cutoff) control resolution Vbiassns

Red/Green/Blue Bias: 00110000

Sub-bias control resolution

Vsbiassns

L-50

Measure the 0IRE DC levels (SBTPM* V) of the respective output signals of R output (19), G output (20), and B output (21). Calculate Vsbiassns* = (BRTPC*-SBTPM*)

Sub-Brightness: 0101010 Contrast: 0111111 Brightness: 0000000

Drive adjustment maximum output

RBout127

L-100

Measure the 100IRE amplitudes (DRVH* Vp-p) of the respective output signals of R output (19) and B output (21). *: R and B Measure the 100IRE amplitude of the output signal of G output (20) and assign the measured value to DRVH* Vp-p. *: G Measure the 100IRE amplitudes (DRVL* Vp-p) of the respective output signals of R output (19), G output (20), and B output (21). *: R and B Measure the 100IRE amplitude of the output signal of G output (20) and assign the measured value to DRVL* Vp-p. *: G

19

Gout15

20

21
Output attenuation RBout0

Brightness: 0000000 Red/Blue Drive: 0000000

Gout0 Gamma correction R G B L-100

RBout0* = 20Log (DRVH*/DRVL*) Gout0* = 20Log (DRVH*/DRVL*) Measure the 100IRE amplitude of the respective output signals of R output (28), G output (29), and B output (30) with Gamma Def being ON and OFF. Assign the measured values to *A, *B and Vp-p, respectively. * : R, G, B * = 100*(*A/*B) Contrast: 0111111 Brightness: 01111111 Gamma Def: Off,On B Gamma sel: 11,00

19

20

21

NoA0252-16/40

LA76810A
[VIDEO SW block] Bus control bit conditions: Contrast = 63, Brightness = 63
Input signal Video signal input 1DC voltage Video signal input 2DC voltage SVO terminal DC voltage SVO terminal AC voltage SVOAC SVODC VIN2DC Symbol VIN1DC Test point Input signal L-100 of the pedestal. L-100 Input signals to pin 44 and measure the voltage of the pedestal. L-100 Input signals to pin 42 and measure the voltage of the pedestal at pin 40. L-100 Input signals to pin 42 and measure the voltage of the pedestal at pin 40. VIDE0 SW: 1 VIDEO SW: 1 VIDEO SW: 0 Test method Input signals to pin 42 and measure the voltage Bus bit/input signal VIDEO SW: 1

42

44

40

40

Chroma Block

Input Signals and Test Conditions

Unless otherwise specified, the following conditions apply when each measurement is made. 1. VIF, SIF blocks: No signal 2. Deflection Block: Horizontal/vertical composite sync signals are input and the deflection block must be locked into the sync signals (Refer to the Deflection Block Input Signals and the Test Conditions). 3. Bus control conditions: Set the following conditions unless otherwise specified. Y Input is 42 Pin (EXT-V IN), C Input is 44 Pin (S-C IN) (Video SW=1, C.Ext=1) Other DAC except the above-mentioned conditions is all initial conditions. 4. Y Input condition: No signal unless otherwise specified. (Sync is necessary to obtain synchronization). 5. How to calculate the demodulation ratio and angle: B-Y axis angle = tan-1(B(0)/B(270))+270 R-Y axis angle = tan-1(R(180)/R( 90))+90 G-Y axis angle = tan-1(G(270)/G(180))+180
R-Y axis 90

R(90) R(180)

180

B(270) B(0)

0 B-Y axis

G(180) G(270)

B-Y axis amplitude Vb = SQRT(B(0)*B(0)+B(270)*B(270)) G-Y axis R-Y axis amplitude Vr = SQRT(R(180)*R(180)+R(90)*R(90)) G-Y axis amplitude Vg = SQRT(G(180)*G(180)+G(270)*G(270))

270

NoA0252-17/40

LA76810A
6. Chroma input signal: As for the PAL signal, the burst swings such as 130 and 225 every one hour. Chroma describes the phase caused when the burst occurs at 135. As for the NTSC signal, the burst occurs constantly at 180. The figures below are based on the phase of NTSC. When a PAL signal is generated, adjust the phase and then enter signals. The item common to both PAL and NTSC is the PAL signal. For those other than this, the measurement must be performed for each individual signals. The condition of fsc: Set the following conditions unless otherwise specified. PAL = 4.433619MHz NTSC = 3.579545MHz

C-1 40IRE Burst X IRE signal (L-X) 40IRE 62.5IRE 0 fsc 90 180 270

C-2

Burst

fsc 346

40IRE C-3 fsc CW (Note: fscN*fh when the frequency is specified. N should be a natural number and the nearest value should be used.) Burst

C-4

C-5

Burst

B-Y only

Burst

R-Y only

NoA0252-18/40

LA76810A
[Chroma block]: PAL/NTSC common
Input signal B-Y/Y amplitude ratio 21 Symbol CLRBY Test point Bout Input signal YIN:L77 No signal C-2 V1 Input a signal to the CIN (only sync signal to the YIN) and measure the output level to calculate as follows: CLRBY = 100 (V2/V1)+15% Color control characteristics 1 CLRMN 21 C-1 Measure the output amplitude V1 at color control MAX mode and output amplitude V2 at color control CEN mode and, calculate as follows: CLRMN = V1/V2 Color control Characteristics 2 Color control sensitivity CLRSE 21 CLRMM 21 C-1 C-1 Measure the output amplitude V3 at color control MIN mode to calculate as follows: CLRMM = 20log (V1/V3) Measure the output amplitude V4 at color control 90 mode and output amplitude V5 at color control 38 mode to calculate as follows: CLRSE = 100 (V4-V5)/(V252) fsc output level FSC37 37 Measure 4.43MHz output amplitude at pin 37. Color: 1011010 Color: 0100110 Color: 0000000 Color: 1111111 Color: 1000000 Color: 1000000 Test method Measure the Y systems output level. Bus bit/input signal

Residual higher harmonic level B

E_CAR_B 21

C-1 Burst only

Measure the 8.86MHz component output amplitude at pin 21.

Residual higher harmonic level R

E_CAR_R

Rout 21

Burst only

Measure the 8.86MHz component output amplitude at pin 19.

Residual higher harmonic level G

E_CAR_G

Gout 21

C-1 Burst only

Measure the 8.86MHz component output amplitude at pin 20.

[Chroma block]: PAL

Input signal ACC amplitude characteristics 1 21 Symbol ACCM1_P Test point Bout Input signal C-1 0dB +6dB Test method Measure the output amplitude when 0dB is applied to the chroma input and the output amplitude when +6dB is applied to the chroma input and calculate the ratio between them. ACCM1 = 20LOG (+6dBdata/0dBdata) ACC amplitude characteristics 2 21 Demodulation output ratio R-Y/B-Y: PAL 19 RB_P 21 C-1 ACCM2_P Bout C-1 -20dB Measure the output amplitude when 20dB is applied to the chroma input and calculate the ratio between them. ACCM2 = 20LOG (-20dBdata/0dBdata) Refer to 5. and measure Bout output amplitude Vb and ROUT output amplitude Vr. And calculate RB = Vr/Vb. Color: 1000000 Color: 1000000 Bus bit/input signal Color: 1000000

Demodulation output ratio G-Y/B-Y: PAL

GB_P 21 19

C-4

Measure Bout output amplitude Vbp and GOUT output amplitude Vgbp. And calculate GB_P = Vgb-p/Vb-p.

Color: 1000000

Continued on next page.

NoA0252-19/40

LA76810A
Continued from preceding page. Input signal Demodulation output ratio G-Y/R-Y: PAL 19 Symbol GR_P 20 Test point Input signal C-5 Test method Measure Rout output amplitude Vrp and GOUT output amplitude Vgbp. And calculate GR_P = Vgrp/Vrp. Bus bit/input signal Color: 1000000

Demodulation angle B-Y/R-Y: PAL

ANGBR_P 21 19

C-1

Refer to 5. and measure the B-Y and R-Y demodulation angle and calculate.

Color: 1000000

APC pull-in range (+)

PULIN+_P 21

C-1

Decrease the chroma fsc frequency from 4.433619MHz+1000Hz and measure the frequency at which the VCO locks.

APC pull-in range (-)

PULIN-_P 21

C-1

Increase the chroma fsc frequency from 4.433619MHz-1000Hz and measure the frequency at which the VCO locks.

[Chroma block]: NTSC

Input signal ACC amplitude characteristics 1 21 Symbol ACCM1_N Test point Bout Input signal C-1 0dB +6dB Test method Measure the output amplitude when 0dB is applied to the chroma input and the output amplitude when +6dB is applied to the chroma input and calculate the ratio between them. ACCM1 = 20LOG (+6dBdata/0dBdata) ACC amplitude characteristics 2 21 R-Y/B-Y: NTSC Demodulation output ratio R-Y/B-Y: NTSC 19 GB_N 20 C-1 Refer to 5. and measure GOUT output amplitude Vg. And calculate GB_N = Vg/Vb. Color: 1000000 RB_N 21 C-1 ACCM2_N Bout C-1 -20dB Measure the output amplitude when 20dB is applied to the chroma input and calculate the ratio between them. ACCM2 = 20LOG (-20dBdata/0dBdata) Refer to 5. and measure Bout output amplitude Vb and ROUT output amplitude Vr. And calculate RB = Vr/Vb. Color: 1000000 Bus bit/input signal

G-Y/B-Y: NTSC Demodulation output ratio R-Y/B-Y: NTSC Demodulation angle B-Y/R-Y: NTSC

ANGBR_N 21 19

C-1

Refer to 5. and measure the B-Y and R-Y demodulation angle and calculate. Reference: B-Y angle

Color: 1000000

Demodulation angle G-Y/B-Y: NTSC

ANGGB_N 21 20

C-1

Refer to 5. and measure the B-Y and G-Y demodulation angle and calculate. Reference: B-Y angle

Color: 1000000

Killer operating point APC pull-in range (+)

KILL_N 21 PULIN+_N 21

C-1

Reduce the input signal until the output level becomes 150mVp-p or less. Measure the input level at that moment.

C-1

Decrease the chroma fsc frequency from 3.579545MHz+1000Hz and measure the frequency at which the VCO locks.

APC pull-in range (-)

PULIN-_N 21

C-1

Increase the chroma fsc frequency from 3.579545MHz-1000Hz and measure the frequency at which the VCO locks.

Tint center

TINCEN 21

C-1

Measure each part of the output level and calculate the B-Y axis angle.

TINT: 1000000

Continued on next page.

NoA0252-20/40

LA76810A
Continued from preceding page. Input signal Tint variable range (+) Symbol TINT+ 21 Tint variable range (-) TINT21 C-1 Test point Input signal C-1 Test method Measure each part of the output level and calculate the B-Y axis angle. TINT+ = B-Y axis angle -TINCEN Measure each part of the output level and calculate the B-Y axis angle. TINT- = B-Y axis angle -TINCEN TINT 0000000 Bus bit/input signal TINT 1111111

[Filter Block Chroma BPF Characteristic]

Input signal C-BPF1A Peaker amplitude characteristic 3.93MHz Symbol CBPF1A 21 Test point Input signal C-3 PAL signal Test method Set the chroma frequency (CW) to 4.433619MHz-100kHz and measure V0 output amplitude. And then, set the chroma frequency (CW) to 3.93MHz and measure V1 output amplitude to calculate as follows: CBPF1A = 20LOG (V1/V0) C-BPF1B Peaker amplitude characteristic 4.73/4.13MHz C-BPF1C Peaker amplitude characteristic 4.93/3.93MHz C-BPF2A BandPass amplitude characteristic 3.93MHz C-BPF2B BandPass amplitude characteristic 4.73/4.13MHz C-BPF2C BandPass amplitude characteristic 4.93/3.93MHz CBPF2C 21 C-3 PAL signal CBPF2B 21 C-3 PAL signal CBPF2A 21 C-3 PAL signal CBPF1C 21 C-3 PAL signal CBPF1B 21 C-3 PAL signal Measure V2 output amplitude when the chroma frequency (CW) is 4.13MHz and V3 output amplitude when it (CW) is 4.73MHz to calculate as follows: CBPF1B = 20LOG (V3/V2) Set the chroma frequency (CW) to 4.93MHz and measure V4 output amplitude to calculate as follows: CBPF1C = 20LOG (V4/V1) Set the chroma frequency (CW) to 4.433619MHz-100MHz and measure V00 output amplitude. And then, set the chroma frequency (CW) to 3.93MHz and measure V10 output amplitude to calculate as follows: CBPF2A = 20LOG (V10/V00) Measure V20 output amplitude when the chroma frequency (CW) is 4.13MHz and V30 output amplitude when it (CW) is 4.73MHz to calculate as follows: CBPF2B = 20LOG (V30/V20) Set the chroma frequency (CW) to 4.93MHz and measure V40 output amplitude to calculate as follows: CBPF2C = 20LOG (V40/V10) FILTER SYS = 0011 C.BYPASS = 0 FILTER SYS = 0011 C.BYPASS = 0 FILTER SYS = 0011 C.BYPASS = 0 FILTER SYS = 0010 C.BYPASS = 0 FILTER SYS = 0010 C.BYPASS = 0 Bus bit/input signal FILTER SYS = 0010 C.BYPASS = 0

NoA0252-21/40

LA76810A
Deflection Block Input Signals and Test Conditions

Unless otherwise specified, the following conditions apply when each measurement is made. 1. VIF, SIF blocks: No signal 2. C input: No. signal 3. Sync input: A horizontal/vertical composite sync signal PAL: 43IRE, horizontal sync signal (15.625kHz) and vertical sync signal (50kHz) NTSC: 40IRE, horizontal sync signal (15.734264kHz) and vertical sync signal (59.94kHz) Note: No burst signal, chroma signal shall exist below the pedestal level. Signal unsuitable for Y input

Signal suitable for Y input

Chroma signal Burst signal

4. Bus control conditions: Initial conditions unless otherwise specified. 5. The delay time from the rise of the horizontal output (pin 27 output) to the fall of the FBP IN (pin 28 input) is 9s. 6. Pin 13 (vertical size correction circuit input terminal) is connected to VCC (5.0V).

NoA0252-22/40

LA76810A
Deflection Block
Input signal Horizontal free-running frequency Horizontal pull-in range fH PULL

Test Conditions
Symbol fH Test point Input signal Y IN: No signal YIN: Test method Connect a frequency counter to the output of pin 27 (H out) and measure the horizontal free-running frequency. Using an oscilloscope, monitor the horizontal sync signal which is input to the Y IN (pin 42) and the pin 27 output (H out) and vary the horizontal signal frequency to measure the pull-in range. Measure the voltage for the pin 27 horizontal output pulses low-level period. Bus bit/input signal

27

42

Horizontal/ vertical sync signal PAL

Horizontal output pulse length

Hduty

Y IN:

27

Horizontal/ vertical sync signal PAL

Horizontal output pulse saturation voltage

V Hsat

Y IN:

Measure the voltage for the pin 27 horizontal output pulses low-level period.

27

Horizontal/ vertical sync signal PAL

Vertical free-running period 50 (PAL) Vertical free-running period 60 (NTSC)

VFR50 VFR60

Y IN:

Measure the vertical output period T at pin 18 T15.625kHz (PAL) T15.734kHz (NTSC)

CDMODE: 001 (PAL) CDMODE: 002 (NTSC)

23

No signal

Vertical output 2.5V T

Horizontal output pulse

HPHCEN (PAL) (NTSC)

Y IN:

Measure the delay time from to the rise of the pin 27 horizontal output pulse to the fall of the Y IN horizontal sync signal.

27

Horizontal/ vertical sync signal PAL NTSC

42

HPHCEN

20IRE

2.5V Horizontal output

Horizontal position adjustment range HPHrange Y IN: With H PHASE: 0 and 31, measure the delay time from the rise of the pin 27 horizontal output pulse to the fall of the Y IN horizontal sync signal and calculate the difference from H PHCEN. H PHASE: 00000 H PHASE: 11111

27

Horizontal/ vertical sync signal

42

PAL

Measuring HPHCEN

20IRE

2.5V Horizontal output

Continued on next page.

NoA0252-23/40

LA76810A
Continued from preceding page. Input signal Horizontal position adjustment maximum variable width Symbol HPHstep Test point Input signal Y IN: Horizontal/ vertical sync signal PAL Test method With H PHASE: 0 to 31 varied, measure the delay time from to the rise of the pin 27 horizontal output pulse to the fall of the Y IN horizontal sync signal and calculate the variation at each step. Retrieve data for maximum variation. Bus bit/input signal H PHASE: 00000 to H PHASE: 11111

27

42

Measuring HPHCEN

20IRE

Horizontal output

POR circuit operating voltage

VPOR

Y IN:

Connect a DC power supply in place of the current source to pin 25 and gradually decrease the voltage from 5.0V until the BUS READ TATUS [POR][STATUS1 (DA01) becomes "1". Measure the DC voltage at pin 25 at the moment. Measure the time T from the left end of Hsync at pin 42 Y IN to the left end of blanking at pin 21 BlueOUT with BLKL = 000. BLKL: 000

25

Horizontal/ vertical sync signal PAL

Horizontal blanking left variable range@0

BLKL0

Y IN:

21

Horizontal/ vertical sync signal PAL

42

Y IN

Hsync

Blue

Horizontal blanking left variable range@7

BLKL7

Y IN:

Measure the time T from the left end of Hsync at pin 42 Y IN to the left end of blanking at pin 21 BlueOUT with BLKL = 111.

BLKL: 111

21

Horizontal/ vertical sync signal PAL

42

Y IN

Hsync

Blue

Continued on next page.

NoA0252-24/40

LA76810A
Continued from preceding page. Input signal Horizontal blanking right variable range@0 Symbol BLKR0 Test point Input signal Y IN: Horizontal/ vertical sync signal PAL Test method Measure the time T from the left end of Hsync at pin 42 Y IN to the left end of blanking at pin 21 BlueOUT with BLKR = 000. Bus bit/input signal BLKR: 000

21

42

Y IN

Hsync

Blue

Horizontal blanking right variable range@7

BLKR7

21

Y IN: Horizontal/ vertical sync signal PAL

Measure the time T from the left end of Hsync at pin 42 Y IN to the left end of blanking at pin 21 BlueOUT with BLKR = 111.

BLKR: 111

42

Y IN

Hsync

Blue

Sand castle pulse crest value H

SANDH

28

Y IN: Horizontal/ vertical sync signal PAL

Measure the supply voltage at point H of the pin 28 FBP IN wave form for Hsync period.

Sand castle pulse crest value M1

SANDM1

Y IN:

Measure the supply voltage at point M1 of the pin 28 FBP IN wave form for Hsync period.

28

Horizontal/ vertical sync signal PAL

M1

Sand castle pulse crest value L

SANDL

Y IN:

Measure the supply voltage at point L of the pin 28 FBP IN wave form for Hsync period.

28

Horizontal/ vertical sync signal PAL

L
Sand castle pulse crest value M2 SANDM2 Y IN: Measure the supply voltage at point M2 of the pin 28 FBP IN wave form for Vsync period.

28

Horizontal/ vertical sync signal PAL

L
Measure the BGP width T of the pin 28 FBP IN wave form for Hsync period.

Burst gate pulse length

BGPWD

28

Y IN: Horizontal/ vertical sync signal PAL

Continued on next page.

NoA0252-25/40

LA76810A
Continued from preceding page. Input signal Burst gate pulse I phase Symbol BGPPH Test point Input signal Y IN: Horizontal/ vertical sync signal PAL Test method Measure the time from the left end of Hsync at pin 42 Y IN to the left end of the pin 28 FBP IN wave form for Hsync period. Bus bit/input signal

28

42

Y IN

Hsync

FB PIN

SECAM V pulse length

SECAMV

28

Y IN: Horizontal/v ertical sync signal PAL

Measure the SECAM V pulse length T of the pin 28 FBPIN wave form. Calculate as: T(s) 15.625kHz

<Vertical screen size correction> Vertical ramp output Amplitude PAL@64 NTSC@64 Vspal64 Vsnt64 Y IN: Monitor the pin 23 vertical ramp output and measure the voltage at line 24 and line 310. Calculate as follows: Vspal64 = Vline310-Vline24 Vsnt64 = Vline262-Vline22 Vertical ramp output

23

Horizontal/ vertical sync signal PAL NTSC

Line 310 Line 24 Vertical ramp output amplitude PAL@0 Vspal0 Y IN: Monitor the pin 23 vertical ramp output and measure the voltage at line 24 and line 310 Calculate as follows: Vspal0 = Vline310-Vline24 Vertical ramp output VSIZE: 0000000

23

Horizontal/ vertical sync signal PAL

Line 310 Line 24 Vertical ramp output amplitude PAL@127 Vspal127 Y IN: Horizontal/ Monitor the pin 23 vertical ramp output and measure the voltage at line 24 and line 310 Calculate as follows: Vspal27 = Vline310-Vline24 Vertical ramp output VSIZE: 1111111

23

vertical sync signal PAL

Line 310 Line 24 Continued on next page.

NoA0252-26/40

LA76810A
Continued from preceding page. Input signal Symbol Test point Input signal Test method Bus bit/input signal <High-voltage dependent vertical size correction> Vertical size correction@0 Vsizecomp Y IN: Horizontal/ vertical sync signal PAL Monitor the pin 23 vertical ramp output and measure the voltage at the line 24 and line 310 with VCOMP = 000. Calculate as follows: Va = Vline310-Vline24 Apply 4.1V to pin 13 and measure the voltage at the line 24 and line 310 again. Calculate as follows: Va = Vline310-Vline24 Calculate as follows: Vsizecomp = Vb/Va VCOMP: 000

Vertical ramp output

Line 310 Line 24 <Vertical screen position adjustment> Vertical ramp DC voltage PAL@32 NTSC@32 Vdcpal32 Vdcnt32 Y IN: Monitor the pin 23 vertical ramp output and measure the voltage at line 167. (PAL) Monitor the pin 23 vertical ramp output and measure the voltage at line 142. (NTSC) Vertical ramp output

23

Horizontal/ vertical sync signal PAL NTSC

Line 167 Vertical ramp DC voltage PAL@0 Vdcpal0 Y IN: Monitor the pin 23 vertical ramp output and measure the voltage at line 167. Vertical ramp output VDC: 000000

23

Horizontal/ vertical sync signal PAL

Line 167 Vertical ramp DC voltage PAL@63 Vdcpal63 Y IN: Horizontal/ vertical sync signal PAL Monitor the pin 23 vertical ramp output and measure the voltage at line 167. Vertical ramp output VDC: 111111

23

Line 167 Continued on next page.

NoA0252-27/40

LA76810A
Continued from preceding page. Input signal Vertical linearity@16 Symbol Vlin16 Test point Input signal Y IN: Horizontal/ vertical sync signal PAL Test method Monitor the pin 23 vertical ramp output and measure the voltage at line 24, line 167 and 310. Assign the respective measured values to Va, Vb and Vc. Calculate as follows: Vlin16 = (Vb-Va)/(Vc-Vb) Vertical t t ramp Line 310 Bus bit/input signal

23

Line 167 Line 24 Vertical linearity@0 Vlin0 Y IN: Monitor the pin 23 vertical ramp output and measure the voltage at line 24, line 167 and 310. Assign the respective measured values to Va, Vb and Vc. Calculate as follows: Vlin0 = (Vb-Va)/(Vc-Vb) Vertical t t ramp Line 310 VLIN: 00000

23

Horizontal/ vertical sync signal PAL

Line 167 Line 24 Vertical linearity@31 Vlin31 Y IN: Monitor the pin 23 vertical ramp output and measure the voltage at line 24, line 167 and 310. Assign the respective measured values to Va, Vb and Vc. Calculate as follows: Vlin31 = (Vb-Va)/(Vc-Vb) VLIN: 11111

23

Horizontal/ vertical sync signal PAL

Vertical t t

ramp

Line 310

Line 167 Line 24 Continued on next page.

NoA0252-28/40

LA76810A
Continued from preceding page. Input signal Vertical S-shaped correction @16 Symbol VScor16 Test point Input signal Y IN: Horizontal/ vertical sync signal PAL Test method Monitor the pin 23 vertical ramp output and measure the voltage at line 36, line 60, line 155, line 179, line 274 and 298. Assign the respective measured values to Va, Vb, Vc, Vd, Ve and Vf. Calculate as follows: VScor16 = 0.5((Vb-Va)+(Vf-Ve))/(Vd-Vc) Line 298 Vertical ramp output Line 179 Line 60 Line 274 Line 155 Line 36 Vertical S-shaped correction @0 VScor0 Y IN: Horizontal/ vertical sync Monitor the pin 23 vertical ramp output and measure the voltage at the line 36, line 60, line 155, line 179, line 274 and line 298 with VSC = 00000. Assign the respective measured values to Va, Vb, Vc, Vd, Ve and Vf. Calculate as follows: VScor0 = 0.5((Vb-Va)+(Vf-Ve))/(Vd-Vc) Line 298 Vertical ramp output Line 179 Line 60 Line 274 Line 155 Line 36 Vertical S-shaped correction @31 VScor31 Y IN: Monitor the pin 23 vertical ramp output and measure the voltage at line 36, line 60, line 155, line 179, line 274 and 298. Assign the respective measured values to Va, Vb, Vc, Vd, Ve and Vf. Calculate as follows: VScor16 = 0.5((Vb-Va)+(Vf-Ve))/(Vd-Vc) Line 298 Vertical ramp output Line 179 Line 60 Line 274 Line 155 Line 36 VSC: 11111 Bus bit/input signal VS: 10000

15

23

signal PAL

23

Horizontal/ vertical sync signal PAL

NoA0252-29/40

LA76810A
Control Register Bit Allocation Map
Control Register Bit Allocations Sub Address 00000000 MSB DA0 T.Disable 1 00001 H BLK SW 0 00010 Sync.Kill 0 00011 VSEPUP 0 00100 Gray Mode 0 00101 H BLK R&L 1 00110 V.TEST 0 00111 R.BIAS 0 01000 G.BIAS 0 01001 B.BIAS 0 01010 * (0) 01011 Drive.Test 0 01100 * (0) 01101 Blank.Def 0 01110 * (0) 01111 * (0) 10000 OSD Cnt.Test 0 10001 Blk.Str.Deff 1 10010 Tint.Test 0 10011 Color.Test 0 10100 Video SW 0 10101 AKB B/W 0 10110 * (0) 10111 AKB Test 0 0 Color 1 (Trap.Test) 1 AKB Def 0 FBPBLK.SW 1 0 C.Temp.R 1 C.TEMP.G 1 C.TEMP.B 1 0 0 0 0 0 Continued on next page. 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Filter.Sys 0 0 1 0 0 0 0 Tint 1 0 0 0 0 0 0 0 R.DRIVE 1 B Select 0 B.DRIVE 1 Sub.Bright 1 Bright 1 Contrast 1 OSD Contrast 1 Coring 1 0 Sharpness 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1 1 1 0 1 1 RG Def 1 1 G.DRIVE 1 0 0 0 1 1 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 V.COMP 1 1 1 0 DA1 AFC gain&gate 0 Audio.Mute 0 V.SIZE 1 V.KILL 0 Cross B/W 0 0 V.SC 0 0 0 0 0 0 V.POSI 1 V.LIN 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 DA2 H.FREQ 1 Video.Mute 0 1 H.PAHSE 1 0 0 0 0 1 1 1 1 DA3 DATA BITS DA4 DA5 DA6 LSB DA7

COUNT.DOWN.MODE 0 0

NoA0252-30/40

LA76810A
Continued from preceding page. Sub Address DA0 00011000 11001 11010 11011 11100 11101 11110 11111 Auto.Flesh 0 Cont.Test 0 R-Y/B-Y Gain Balance 1 1 Audio SW 0 FM.Test 0 FM.Mute 0 VIDEO.LEVEL 1 0 0 0 0 Volume 0 VOL.FIL 0 deem.TC 0 0 RF.AGC 1 VIF.Sys.SW 0 1 FM.LEVEL 1 0 0 0 0 0 0 SIF.Sys.SW 0 1 0 0 FM.Gain 0 0 IF.AGC 0 0 0 0 0 0 0 0 0 0 SECAM B-Y DC Level (White-Balance ) DA1 C.Ext 0 Digital OSD 0 MSB DA2 C.Bypass 1 Brt.Abl.Def 0 DA3 C_Kill ON 0 Mid.Stp.Def 0 DA4 C_Kill OFF 0 Emg.Abl.Def 0 R-Y/B-Y Angle 1 1 0 0 0 0 0 0 SECAM R-Y DC Level (White-Balance ) DATA BITS DA5 Color.Sys 0 Bright.Abl.Threshold 1 0 0 0 0 DA6 LSB DA7

Status Register Bit Allocations

MSB DA0 Status1 Status2 (X.Ray) * H.Lock * DA1 POR * (AKB) R G B DA2 IF.Ident * DA3 RF.AGC * DA4 IF.LOCK * * (0) DATA BITS DA5 V.TRI * Color.Sys * * * DA6 50/60 * LSB DA7 ST/NONST *

NoA0252-31/40

LA76810A
Control Register Truth Table
Register Name T.Disable AFC gain&gate H BLK SW Audio.Mute Video.Mute Sync.Kill Vsepup V.KILL Gray Mode Cross B/W Vertical Test Drive.Test B Gamma Select R/G Gamma. Def Blank.Def OSD Cnt.Test Blk.Str.Deff Coring Tint.Test Color.Test Video.SW (AKB B/W) (AKB Def) FBPBLK.SW (AKB Test) Auto.Flesh C.Ext C.Bypass C_Kill ON C_Kill OFF Cont.Test Emg.Abl.Def Brt.Abl.Def Mid.Stp.Def Audio.SW FM.Test VOL.FIL FM.Mute de-em TC. VIF.Sys.SW SIF.Sys.SW FM Gain (@1000mVrms) IF.AGC 0 HEX Tset Enable Auto (Gain) Auto (Gate) Right Control Active Active Sync active normal Vrt active Normal Normal Normal Normal B Gamma on 85% (same as R,G) Gamma Blanking Normal Blk Str On Core Off Normal Normal Internal Mode AKB Black AKB On FBP not or Normal AF Off Internal Mode Bypass OFF Auto Mode Auto Mode Normal Emg On Brt ABL On Mid Stp On Internal Mode Normal Normal Active 50s 38.0MHz 4.5MHz 50kHz dev. AGC active 1 HEX Test Disable Gain:Fast Non-Gate Left Control Mute Mute Sync killed Vsepup Vrt killed Gray OSD Black Vrt S Corr Test Mode B Gamma on 90% Linear No Blank Test Mode Blk Str Off Core On Test Mode Test Mode External Mode AKB White AKB Off FBP or Test Mode1 AF On External Mode Bypass ON Killer ON Killer OFF Test Mode Emg Off Brt ABL Off Mid Stp Off External Mode Test Mode Filte OFF Mute 75s 38.9MHz 5.5MHz 25kHz dev AGC defeat 45.75MHz 6.0MHz 39.5MHz 6.5MHz Test Mode2 Test Mode3 B Gamma on 95% B Gamma off White Vrt Lin Cross Vrt Size 2 HEX 3 HEX

NoA0252-32/40

LA76810A
Control Register Truth Table
COUNT DOWN MODE
50Hz/60Hz MODE 0 HEX 1 HEX 2 HEX 3 HEX 4 HEX 5 HEX 6 HEX 7 HEX Auto 50Hz 60Hz Auto Auto 50Hz 60Hz Auto Standard/Non-Standard MODE Auto Auto Auto Auto Non-Standard Non-Standard Non-Standard Non-Standard

Color System
0 HEX 1 HEX 2 HEX 3 HEX 4 HEX 5 HEX 6 HEX 7 HEX Auto Mode1 PAL/NTSC/4.43NTSC(/SECAM) Auto Mode2 PAL-M/PAL-N/NTSC PAL PAL-M PAL-N NTSC 4.43NTSC SECAM

Filter System
Y Filter 0 HEX 1 HEX 2 HEX 3 HEX 4 HEX 5 HEX 6 HEX 7 HEX 8-15HEX 3.58MHz Trap 3.58MHz Trap 4.43MHz Trap 4.43MHz Trap No Trap (Wide Band mode) No Trap (Wide Band mode) No Trap (Wide Band mode) No Trap (Wide Band mode) 4.286MHz Trap Chroma Filter Peaked 3.58MHz BPF Symmetrical 3.58MHz BPF Peaked 4.43MHz BPF Symmetrical 4.43MHz BPF Peaked 3.58MHz BPF Symmetrical 3.58MHz BPF Peaked 4.43MHz BPF Symmetrical 4.43MHz BPF Symmetrical 4.43MHz BPF

NoA0252-33/40

LA76810A
Initial Conditions
Initial Test Conditions Register ON/OFF(T.Disable) AFC gain&gate H.FREQ H BLK SW Audio.Mute Video.Mute H.PHASE Sync.Kill V.SIZE VSEPUP V.KILL V.POSI Gray Mode Cross B/W V.LIN H BLK R&L V.SC V.TEST V.COMP COUNT.DOWN.MODE R.BIAS G.BIAS B.BIAS R.DRIVE Drive.Test B Gamma Select R/G Gamma.Def G.DRIVE B.DRIVE Blank.Def Sub.Bright Bright Contrast 1 HEX 0 HEX 3F HEX 0 HEX 0 HEX 0 HEX 10 HEX 0 HEX 40 HEX 0 HEX 0 HEX 20 HEX 0 HEX 0 HEX 10 HEX 4 HEX 00 HEX 0 HEX 7 HEX 0 HEX 00 HEX 00 HEX 00 HEX 7F HEX 0 HEX 0 HEX 1 HEX 8 HEX 7F HEX 0 HEX 40 HEX 40 HEX 40 HEX OSD Cnt.Test OSD Contrast Blk.Str.Deff Coring Sharpness Tint.Test Tint Color.Test Color Video.SW (Trap.Test) Filter.Sys AKB B/W AKB Def C.Temp.R FBPBLK.SW C.Temp.G AKB Test C.Temp.B Auto.Flesh C.Ext C.Bypass C_Kill ON C_Kill OFF Color Sys Cont.Test Digitsl OSD Bright.Abl.Threshold Emg.Abl.Def Brt.Abl.Def Mid.Stp.Def R-Y/B-Y Gain Balance R-Y/B-Y Angle SECAM B-Y DC Level SECAM R-Y DC Level Audio.SW Volume FM.Test VOL.FIL RF.AGC FM.Mute deem.TC VIF.Sys.SW SIF.Sys.SW FM.Gain IF.AGC VIDEO.LEVEL FM.LEVEL Initial Test Conditions (continued) Register 0 HEX 0 HEX 1 HEX 1 HEX 00 HEX 0 HEX 40 HEX 0 HEX 40 HEX 0 HEX 4 HEX 0 HEX 0 HEX 0 HEX 20 HEX 1 HEX 20 HEX 0 HEX 20 HEX 0 HEX 0 HEX 1 HEX 0 HEX 0 HEX 0 HEX 0 HEX 0 HEX 4 HEX 0 HEX 0 HEX 0 HEX 8 HEX 8 HEX 8 HEX 8 HEX 0 HEX 00 HEX 0 HEX 0 HEX 20 HEX 0HEX 0HEX 1 HEX 1 HEX 0 HEX 0 HEX 4 HEX 10 HEX

NoA0252-34/40

LA76810A
Control Register Descriptions
Register Name T Disable AFC Gain & gate H Freq. H.BLK.SW Audio Mute Video Mute H PHASE Sync Kill Vertical Size Vsep.up Vertical Kill V POSI ( Vertical DC ) Gray Mode Cross B/W V LIN ( Vertical Linearity ) H BLK R&L Vertical S-Correction Vertical Test Vertical Size Compensation Count Down Mode Red Bias Green Bias Blue Bias Red Drive Drive Test B Gamma Select R/G Gamma Defeat Green Drive Blue Drive Blank Def Sub Brightness Brightness Control Contrast Control OSD Contrast Test OSD Contrast Control Blk Str Def Coring Enable Sharpness Control Tint Test Tint Control Color Test Color Control Video SW Trap.Test Filter System (AKB B/W) (AKB Def) Bits 1 1 6 1 1 1 5 1 7 1 1 6 1 2 5 3 5 2 3 3 8 8 8 7 1 2 1 4 7 1 7 7 7 1 7 1 1 6 1 7 1 7 1 3 4 1 1 General Description Disable the Test SW & enable Audio/Video Mute SW Select horizontal first loop gain & H-sync gating on/off Align ES Sample horizontal frequency Blanking Control (Right/Left)

Disable audio outputs Disable video outputs Align sync to flyback phase Force free-run mode Align vertical amplitude Select vertical sync. separation sensitivity Disable vertical output Align vertical DC bias OSD Gray Tone Enable Service Test Mode ( normal/Black/White/Cross) Align vertical linearity H-Blanking Control ( Width/Phase ) Align vertical S-correction Select vertical DAC test modes Align vertical size compensation Select vertical countdown mode Align Red OUT DC level Align Green OUT DC level Align Blue OUT DC level Align Red OUT AC level Enable Drive control DAC test modes Select Blue Gamma Gain Disable R/G Gamma Correction Align Green OUT AC level Align Blue OUT AC level Disable RGB output blanking Align common RGB DC level Customer brightness control Customer contrast control Enable OSD Contrast DAC test mode Align OSD AC level Disable black stretch Enable luminance coring Customer sharpness control Enable tint DAC test mode Customer tint control Enable color DAC test mode Customer color control Select Video source Trap Test Select Y/C Filter mode Select AKB Black or White Disable AKB circuits Continued on next page.

NoA0252-35/40

LA76810A
Continued from preceding page. Control Register Descriptions Register Name C Temp R FBPBLK.SW C Temp G (AKB Test) C Temp B AutoFlesh C Ext C Bypass C Kill On C Kill Off Color System Cont Test Bright ABL Threshold Emergency ABL Defeat Bright ABL Defeat Bright Mid Stop Defeat R-Y/B-Y Balance R-Y/B-Y Angle SECAM B-Y DC Level SECAM R-Y DC Level Audio SW Volume Control FM.Test Volume Filter Defeat RF AGC Delay FM Mute de-em TC. VIF System SW SIF System SW FM Gain IF AGC Defeat Video Level FM Level Bits 6 1 6 2 6 1 1 1 1 1 3 1 3 1 1 1 4 4 4 4 1 7 1 1 6 1 1 2 2 1 1 3 5 General Description Align AKB color temperature Enable RGB Blanking or FBP Align AKB color temperature Enable AKB C Temp. DAC test mode Align AKB color temperature Enable AutoFlesh function Selected-C In SW on Select Chroma BPF bypass C Kill Mode ( 1: Enable Killer circuit ) Disable Killer circuit Select Color System Enable contrast DAC test mode Align brightness ABL threshold Disable emergency brightness ABL Disable brightness ABL Disable brightness mid stop R-Y/B-Y Gain Balance R-Y/B-Y Angle SECAM B-Y DC Level ( White-Balance ) SECAM R-Y DC Level ( White-Balance ) Select Audio source Customer volume control FM.Test Disable volume DAC filter Align RF AGC threshold Disable FM outputs Select de-emphasis Time Constant Select 38.0/38.9/39.5/45.75 Select 4.5/5.5/6.0/6.5 Select FM Output Level Disable IF and RF AGC Align IF video level Align WBA output level

NoA0252-36/40

LA76810A
Pin Assignment
PIN 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 FUNCTION Audio Output FM Output PIF AGC RF AGC Output PIF Input1 PIF Input2 IF Ground IF VCC FM Filter AFT Output Bus Data Bus Clock ABL Red Input Green Input Blue Input Fast Blanking Input RGB VCC Red Output Green Output Blue Output Sync Sep Output Vertical Output Ramp ALC Filter Horizontal/BUS VCC Horizontal AFC Filter Horizontal Output PIN 54 53 52 51 50 49 48 47 46 45 44 43 42 41 40 39 38 37 36 35 34 33 32 31 30 29 28 FUNCTION SIF Input SIF APC Filter SIF Output Ext. Audio Input APC Filter VCO Coil 1 VCO Coil 2 VCO Filter Video Output Black Level Detector Internal Video Input (S-C IN) Video/Vertical VCC External Video Input (Y IN) Video/Vertical/BUS Ground Selected Video Output Chroma APC1 Filter 4.43MHz Crystal fsc (4.43MHz) Output ACC Filter SECAM R-Y Input SECAM B-Y Input CCD/Horizontal Ground CCD Filter CCD VCC Clock (4MHz) Output VCO IREF Flyback Pulse Input

NoA0252-37/40

LA76810A
BUS DATA
Register T.Disable AFC gain&gate H.FREQ H BLK SW Audio.Mute Video.Mute H.PHASE Sync.Kill V.SIZE VSEPUP V.KILL V.POSI Gray.Mode Cross B/W V.LIN H BLK R&L V.SC V.TEST V.COMP COUNT.DOWN.MODE R.BIAS G.BIAS B.BIAS R.DRIVE Drive.Test B Gammma.Sel RG.Gamma.Def G.DRIVE B.DRIVE Blank.Def Sub.Bright Bright Contrast OSD Cnt.Test OSD Contrast Blk.Str.Deff Coring Sharpness Tint.Test Tint Color.Test Color Video.SW Trap.Test Filter.Sys (AKB B/W) (AKB Def) C.Temp.R FBPBLK.SW C.Temp.G (AKB Test) C.Temp.B TR 0 0 0 1 1 1 1 2 2 3 3 3 4 4 4 5 5 6 6 6 7 8 9 10 11 11 11 11 12 13 13 14 15 16 16 17 17 17 18 18 19 19 20 20 20 21 21 21 22 22 23 23 BIT 1 1 6 1 1 1 5 1 7 1 1 6 1 2 5 3 5 2 3 3 8 8 8 7 1 2 1 4 7 1 7 7 7 1 7 1 1 6 1 7 1 7 1 3 4 1 1 6 1 6 2 6 INTIAL 1 0 63 0 0 0 16 0 64 0 0 32 0 0 16 4 0 0 7 0 0 0 0 127 0 0 1 8 127 0 64 64 64 0 64 1 1 0 0 64 0 64 0 4 2 0 0 32 1 32 0 32 MAX 1 1 63 1 1 1 31 1 127 1 1 63 1 3 31 7 31 3 7 7 255 255 255 127 1 3 1 15 127 1 127 127 127 1 127 1 1 63 1 127 1 127 1 7 15 1 1 63 1 63 3 63 MIN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 Continued on next page.

NoA0252-38/40

LA76810A
Continued from preceding page. Register Auto.Flesh C.Ext C.Bypass C_Kill ON C_Kill OFF Color.Sys Cont.Test Bright.Abl.Threshold Emg.Abl.Def Brt.Abl.Def Mid.Stp.Def R-Y/B-Y Gain Balance R-Y/B-Y Angle SECAM B-Y DC Level SECAM R-Y DC Level Audio.SW Volume FM.TEST VOL.FIL RF.AGC FM.Mute deem.TC VIF.Sys.SW SIF.Sys.SW FM.Gain IF.AGC VIDEO.LEVEL FM.LEVEL TR 24 24 24 24 24 24 25 25 25 25 25 26 26 27 27 28 28 29 29 29 30 30 30 30 30 30 31 31 BIT 1 1 1 1 1 3 1 3 1 1 1 4 4 4 4 1 7 1 1 6 1 1 2 2 1 1 3 5 INTIAL 0 0 1 0 0 0 0 4 0 0 0 8 8 8 8 0 0 0 0 32 0 0 1 1 0 0 4 16 MAX 1 1 1 1 1 7 1 7 1 1 1 15 15 15 15 1 127 1 1 63 1 1 3 3 1 1 7 31 MIN 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

NoA0252-39/40

LA76810A
Status Byte Truth Table
Status Byte Truth Table Register POR IF.IDENT RF.AGC IF.LOCK V.TRI 50/60 ST/NONST H.LOCK (AKB R) (AKB G) (AKB B) 0 HEX Undetected Sync Undetected RF.AGC.OUT = "L" Lock V.Triger Undetected 50 Non-Standard Horiz Unlocked R Beam Current Low G Beam Current Low B Beam Current Low 1 HEX Detected Sync Detected RF.AGC.OUT = "H" Unlock V.Triger Detected 60 Standard Horiz Locked R Beam Current High G Beam Current High B Beam Current High

Color System

0 HEX 1 HEX 2 HEX 3 HEX 4 HEX 5 HEX 6 HEX 7 HEX

B/W PAL PAL-M PAL-N NTSC 4.43NTSC SECAM Do not care

Specifications of any and all SANYO Semiconductor products described or contained herein stipulate
the performance, characteristics, and functions of the described products and are not guarantees of the performance, characteristics, and functions as mounted in the customer's products or equipment. To verify symptoms evaluated in an independent device, the customer should always evaluate in the customer's products or equipment.

in the independent state, of the described products and states that cannot be and test devices mounted

SANYO Semiconductor Co., Ltd. strives to supply high-quality high-reliability products. However, any

and all semiconductor products fail with some probability. It is possible that these probabilistic failures could give rise to accidents or events that could endanger human lives, that could give rise to smoke or fire, or that could cause damage to other property. When designing equipment, adopt safety measures so that these kinds of accidents or events cannot occur. Such measures include but are not limited to protective circuits and error prevention circuits for safe design, redundant design, and structural design.

In the event that any or all SANYO Semiconductor products (including technical data, services) described

or contained herein are controlled under any of applicable local export control laws and regulations, such products must not be exported without obtaining the export license from the authorities concerned in accordance with the above law. or mechanical, including photocopying and recording, or any information storage or retrieval system, of otherwise, without the prior written permission of SANYO Semiconductor Co., Ltd.

No part of this publication may be reproduced or transmitted in any form or by any means, electronic Any and all information described or contained herein are subject to change without notice due to
product/technology improvement, etc. When designing equipment, refer to the "Delivery Specification" for the SANYO Semiconductor product that you intend to use.

Information (including circuit diagrams and circuit parameters) herein is for example only; it is not

guaranteed for volume production. SANYO Semiconductor believes information herein is accurate and reliable, but no guarantees are made or implied regarding its use or any infringements of intellectual property rights or other rights of third parties.

This catalog provides information as of November, 2006. Specifications and information herein are subject to change without notice. PS NoA0252-40/40