Scribd Logo
Încărcați

Bine ați venit la Scribd!

  • Z80 Structure PDF

    Încărcat de

    athome
    59 vizualizări3 pagini
    This document discusses the pin assignments and functions of the Z80 microprocessor. It includes: 1) An overview of the Z80's address bus, data bus, control lines for memory/I/O requests, and interrupt request pins. 2) Descriptions of the functions of the address pins, data pins, read/write pins, refresh pin, interrupt request pins, bus request pins, and reset pin. 3) Diagrams illustrating how the Z80 interfaces with memory and I/O devices using bus buffering chips, and examples of instruction fetch cycles, memory/I/O access cycles, interrupt cycles, and bus request cycles.

    Descriere originală:

    a

    Titlu original

    Z80 Structure.pdf

    Drepturi de autor

    © Attribution Non-Commercial (BY-NC)

    Formate disponibile

    PDF, TXT sau citiți online pe Scribd

    Vi se pare util acest document?

    Este necorespunzător acest conținut?

    Raportați acest document
    This document discusses the pin assignments and functions of the Z80 microprocessor. It includes: 1) An overview of the Z80's address bus, data bus, control lines for memory/I/O requests, and interrupt request pins. 2) Descriptions of the functions of the address pins, data pins, read/write pins, refresh pin, interrupt request pins, bus request pins, and reset pin. 3) Diagrams illustrating how the Z80 interfaces with memory and I/O devices using bus buffering chips, and examples of instruction fetch cycles, memory/I/O access cycles, interrupt cycles, and bus request cycles.

    Drepturi de autor:

    Attribution Non-Commercial (BY-NC)
    Descărcați ca PDF, TXT sau citiți online pe Scribd
    Indicator pentru conținut neadecvat
    59 vizualizări3 pagini

    Z80 Structure PDF

    Încărcat de

    athome
    This document discusses the pin assignments and functions of the Z80 microprocessor. It includes: 1) An overview of the Z80's address bus, data bus, control lines for memory/I/O requests, and interrupt request pins. 2) Descriptions of the functions of the address pins, data pins, read/write pins, refresh pin, interrupt request pins, bus request pins, and reset pin. 3) Diagrams illustrating how the Z80 interfaces with memory and I/O devices using bus buffering chips, and examples of instruction fetch cycles, memory/I/O access cycles, interrupt cycles, and bus request cycles.

    Drepturi de autor:

    Attribution Non-Commercial (BY-NC)
    Descărcați ca PDF, TXT sau citiți online pe Scribd
    Indicator pentru conținut neadecvat
    din 3

    Z80 pin Assignment

    M1 27 19 20 21 22 28 18 24 16 17 26 25 23 14 15 12 8 7 9 10 13

    System Control Lines

    MREQ IORQ RD WR RFSH HALT -

    Microprocessors
    Z80 Structure
    CPU Control Lines

    WAIT INT NMI RESET -

    Z - 80 CPU

    30 31 32 33 34 35 36 37 38 39 40 1 2 3 4 5

    A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 A10 A11 A12 A13 A14 A15 D0 D1 D2 D3 D4 D5 D6 D7

    Address Bus

    Bus Control Lines

    BUSRQ BUSAK + 5V GND

    Data Bus

    6 11 29

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    A15-A0 :

    Z80 Pin Description

    Address bus (output, active high, 3-state). Used for accessing the memory and I/O ports During the refresh cycle the R is put on this bus.

    MREQ IORQ M1

    Z80 Pin Description

    Memory Request (output, active Low, 3-state). Indicates memory read/write operation. See M1 Input/Output Request(output,active Low,3-state) Indicates I/O read/write operation. See M1 Machine Cycle One (output, active Low). Together with MREQ indicates opcode fetch cycle Together with IORQ indicates an Int Ack cycle

    D7-D0 : RD:

    Data Bus (input/output, active high, 3-state). Used for data exchanges with memory, I/O. Read (output, active Low, 3-state) indicates that the CPU wants to read data from memory or I/O

    WR:

    Write (output, active Low, 3-state) indicates that the CPU data bus holds valid data to be stored at the addressed memory or I/O location.
    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    RFSH

    Refresh (output, active Low). Together with MREQ indicates refresh cycle. Lower 7-bits address is refresh address to DRAM
    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    INT Interrupt Request (input, active Low). Interrupt Request is generated by I/O devices. Checked at the end of the current instruction If flip-flop (IFF) is enabled. NMI Non-Maskable Interrupt (Input, negative edge-triggered). Higher priority than INT. Recognized at the end of the current Instruction Independent of the status of IFF Forces the CPU to restart at location 0066H.

    Z80 Pin Description

    BUSREQ Bus Request (input, active Low). higher priority than NMI recognized at the end of the current machine cycle. forces the CPU address bus, data bus, and MREQ, IORQ, RD, and WR to high-imp. BUSACK Bus Acknowledge (output, active,Low) indicates to the requesting device that address, data, and control signals MREQ, IORQ, RD, and WR have entered their high-impedance states.

    Z80 Pin Description

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    Z80 Pin Description


    RESET Reset (input, active Low). RESET initializes the CPU as follows: Resets the IFF Clears the PC and registers I and R Sets the interrupt status to Mode 0. During reset time, the address and data bus go to a high-impedance state And all control output signals go to the inactive state. must be active for a minimum of three full clock cycles before the reset operation is complete.
    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    BUS Buffering
    74244
    A0

    1G 2G 74244

    Z80

    1G 2G 74245

    A15 D0

    ____
    BUSAK RD

    G Dir


    D7

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    Instruction Fetch

    Memory Read or Write Cycle

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    Input or Output Cycles

    Bus Request/Acknowledge Cycle

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    Interrupt Request/Acknowledge Cycle

    Non-Maskable Interrupt Request Operation

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    Z80 Microprocessor, Instructor : H. Abdoli (BuAli Sina university)

    S-ar putea să vă placă și