Data Sheet, March 2009

Control integrated Power System (CIPOS)

IKCS17F60F2A IKCS17F60F2C

http://www.infineon.com/cipos

Power Management & Drives

N e v e r

s t o p

t h i n k i n g .

CIPOS IKCS17F60F2A IKCS17F60F2C

Revision History: Previous Version: Page 4 10

2009-04 1.1 Subjects (major changes since last revision) Added UL certification Change VIT,HYS

Rev.2

Authors: W. Frank, H. Rettinger Edition 2008-09 Published by Infineon Technologies AG 85579 Neubiberg, Germany Infineon Technologies AG 4/6/09. All Rights Reserved. Attention please! The information given in this data sheet shall in no event be regarded as a guarantee of conditions or characteristics (Beschaffenheitsgarantie). With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Infineon Technologies hereby disclaims any and all warranties and liabilities of any kind, including without limitation warranties of non-infringement of intellectual property rights of any third party. Information For further information on technology, delivery terms and conditions and prices please contact your nearest Infineon Technologies Office or representatives (http://www.infineon.com). Warnings Due to technical requirements components may contain dangerous substances. For information on the types in question please contact your nearest Infineon Technologies Office or representatives. Infineon Technologies Components may only be used in life-support devices or systems with the express written approval of Infineon Technologies, if a failure of such components can reasonably be expected to cause the failure of that life-support device or system, or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body, or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered. TRENCHSTOP is a registered trademark of Infineon Technologies AG. CIPOS, CoolMOS, CoolSET, DuoPack and thinQ! are trademarks of Infineon Technologies AG.

Data Sheet

2/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C Table of Contents

CIPOS Control integrated Power System..................................................................................................4 Features ........................................................................................................................................................4 Target Applications .....................................................................................................................................4 Description ...................................................................................................................................................4 System Configuration .................................................................................................................................4 Internal Electrical Schematic...........................................................................................................................5 Pin Assignment.................................................................................................................................................6 Pin Description ............................................................................................................................................6 /HIN1,2,3 and /LIN1,2,3 (Low side and high side control pins, Pin 15 - 20) .............................................. 6 /FLT-TEMP (temperature NTC, Pin 24) ..................................................................................................... 7 ITRIP (Over-current detection function, Pin 21) ......................................................................................... 7 VDD, VSS (control side supply and reference, Pin 22, 23)........................................................................ 7 VB1,2,3 and VS1,2,3 (High side supplies, Pin 1, 2, 4, 5, 7, 8)................................................................... 7 VRU, VRV, VRW (low side emitter, Pin 12, 13, 14) ................................................................................... 7 V+ (positive bus input voltage, Pin 10)....................................................................................................... 7 Absolute Maximum Ratings ............................................................................................................................8 Module Section ............................................................................................................................................8 IGBT and Diode Section .............................................................................................................................8 Control Section ............................................................................................................................................9 Recommended Operation Conditions............................................................................................................9 Static Parameters ...........................................................................................................................................10 Dynamic Parameters ......................................................................................................................................11 Integrated Components .................................................................................................................................12 Typical Application.........................................................................................................................................12 Characteristics................................................................................................................................................13 Test Circuits and Parameter Definition ........................................................................................................15 Package Outline IKCS17F60F2A ...................................................................................................................17 Package Outline IKCS17F60F2C ...................................................................................................................18

Data Sheet

3/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C

CIPOS Control integrated Power System

Single In-Line Intelligent Power Module 3-bridge 600V / 17A @ 25C
Features
DCB isolated Single In-Line molded module FAULT signal TrenchStop IGBTs with lowest VCE(sat) Optimal adapted antiparallel diode for low EMI Integrated bootstrap diode and capacitor Rugged SOI gate driver technology with stability against transient and negative voltage Fully compliant to 3.3V and 5V microcontrollers Temperature sense Undervoltage lockout at all channels Matched propagation delay for all channels Low side emitter pins accessible for all phase current monitoring (open emitter) Cross-conduction prevention Lead-free terminal plating; RoHS compliant Qualified according to JEDEC1 (high temperature stress tests for 1000h) for target applications

Description
The CIPOS module family offers the chance for integrating various power and control components to increase reliability, optimize PCB size and system costs. This SIL-IPM is designed to control AC motors in variable speed drives for applications like air conditioning, compressors and washing machines. The package concept is specially adapted to power applications, which need extremely good thermal conduction and electrical isolation, but also EMI-save control and overload protection. The features of Infineon TrenchStop IGBTs and antiparallel diodes are combined with a new optimized Infineon SOI gate driver for excellent electrical performance. The product provides a FAULT signal, which is significantly simplifying the system.

System Configuration
3 halfbridges with TrenchStop IGBT & FWdiodes 3 SOI gate driver Bootstrap diodes for high side supply Integrated 100nF bootstrap capacitance Temperature sensor, passive components for adaptions Isolated heatsink Creepage distance typ. 3.2mm

Target Applications
Washing machines Consumer Fans and Consumer Compressors

Certification
UL 1577 (UL file E314539)

J-STD-020 and JESD-022 4/18 Rev. 2, March 2009

Data Sheet

CIPOS IKCS17F60F2A IKCS17F60F2C

Internal Electrical Schematic

V+ (10)
Tr1, U-HS D1 Cge = 390 pF Cge1 Tr3, V-HS D3 Cge3 Tr5, W-HS D5 Cge5

Tr2, U-LS D2 Cge2

Tr4, V-LS D4 Cge4

Tr6, W-LS D6 Cge6

VRU (12) VRV (13) VRW (14) U, VS1 (8) V, VS2 (5) W, VS3 (2)
RH1 RL1 RH2 RL2 RH3 RL3

VB3 (1) VB2 (4) VB1 (7)

CbsH1 Dbs1Dbs3 CbsH2 CbsH3

Rbs

VDD (22) /HIN1 (15) /HIN2 (16) /HIN3 (17) /LIN1 (18) /LIN2 (19) /LIN3 (20) ITRIP (21) /FLTTEMP (24) VSS (23)
C1 Dz

VCC /HIN1 /HIN2 /HIN3 /LIN1 /LIN2 /LIN3 R2-R8 R1 RTS C2

Driver-IC

Figure 1: Internal Schematic

Data Sheet

5/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C Pin Assignment

Pin Number 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 Pin Name VB3 W,VS3 n.a. VB2 V,VS2 n.a. VB1 U,VS1 n.a. V+ n.a. VRU VRV VRW /HIN1 /HIN2 /HIN3 /LIN1 /LIN2 /LIN3 ITRIP VDD VSS /FLT-TEMP Pin Description high side floating IC supply voltage motor output W, high side floating IC supply offset voltage None high side floating IC supply voltage motor output V, high side floating IC supply offset voltage None high side floating IC supply voltage motor output U, high side floating IC supply offset voltage None positive bus input voltage None low side emitter low side emitter low side emitter input gate driver high side 1/U input gate driver high side 2/V input gate driver high side 3/W input gate driver low side 1/U input gate driver low side 2/V input gate driver low side 3/W input overcurrent shutdown module control supply module negative supply Fault indication and temperature monitoring

Pin Description
/HIN1,2,3 and /LIN1,2,3 (Low side and high side control pins, Pin 15 - 20) These pins are active low and they are responsible for the control of the integrated IGBT The Schmitt-trigger input threshold of them are such to guarantee LSTTL and CMOS compatibility

down to 3.3V controller outputs. The maximum voltage at these pins is 6V and therefore fully compliant to 3.3V-microcontrollers. Pull-up resistor of about 75 k is internally provided to pre-bias inputs during supply start-up and a zener clamp is provided for pin protection purposes. Input schmitt-trigger and noise filter provide beneficial noise rejection to short input pulses. It is recommended for proper work of CIPOS not to provide an input pulse-width and PWM deadtimes lower than 1us. The integrated gate drive provides additionally a shoot through prevention capability which avoids the simultaneous on-state of two gate drivers of the same leg (i.e. HO1 and LO1, HO2 and LO2, HO3 and LO3).

Figure 2: Input pin structure Data Sheet 6/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C

A minimum dead time insertion of typ 380ns is also provided, in order to reduce cross-conduction of the external power switches. /FLT-TEMP (temperature NTC, Pin 24) The TEMP terminal provides direct access to the NTC, which is referenced to VSS. An external pull-up resistor connected to +5V ensures, that the resulting voltage can be directly connected to the microcontroller. The IC shuts down all the gate drivers power outputs, when the VCC supply voltage is below VDDUV- = 10.4 V. This prevents the external power switches from critically low gate voltage levels during on-state and therefore from excessive power dissipation. VB1,2,3 and VS1,2,3 (High side supplies, Pin 1, 2, 4, 5, 7, 8) VB to VS is the high side supply voltage. The high side circuit can float with respect to VSS following the external high side power device emitter/source voltage. Due to the low power consumption, the floating driver stage is supplied by an integrated bootstrap circuit connected to VDD. This includes also

Figure 3: Internal Circuit at pin TEMP The same pin indicates a module failure in case of under voltage at pin VDD or in case of triggered over current detection at ITRIP. A pull-up resistor is externally required to bias the NTC. No temperature information is available during fault. ITRIP (Over-current detection function, Pin 21) CIPOS provides an over-current detection function by connecting the ITRIP input with the motor current feedback. The ITRIP comparator threshold (typ 0.46V) is referenced to VSS ground. A input noise filter (typ: tITRIPMIN = 220ns) prevents the driver to detect false over-current events. Over-current detection generates a hard shut down of all outputs of the gate driver after the shutdown propagation delay of typically 900ns. The fault-clear time is set to typically to 4.7ms. VDD, VSS (control side supply and reference, Pin 22, 23) VDD is the low side supply and it provides power both to input logic and to low side output power stage. Input logic is referenced to VSS ground as well as the under-voltage detection circuit. The under-voltage circuit enables the device to operate at power on when a supply voltage of at least a typical voltage of VDDUV+ = 12.1 V is at least present. Figure 4: Input filter timing diagram integrated bootstrap capacitors of 100 nF at each floating supply, which are located very close to the gate drive circuit. The under-voltage detection operates with a rising supply threshold of typical VBSUV+ = 12.1 V and a falling threshold of VDDUV- = 10.4 V according to Figure 4. VS1,2,3 provide a high robustness against negative voltage in respect of VSS of -50 V. This ensures very stable designs even under rough conditions. VRU, VRV, VRW (low side emitter, Pin 12, 13, 14) The low side emitters are available for current measurements of each phase leg. It is recommended to keep the connection to pin VSS as short as possible in order to avoid unnecessary inductive voltage drops. V+ (positive bus input voltage, Pin 10) The high side IGBT are connected to the bus voltage. It is recommended, that the bus voltage does not exceed 500 V.

Data Sheet

7/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C

Absolute Maximum Ratings

(Tc = 25C, if not stated otherwise) Module Section Description Condition Symbol Min Storage temperature range Operating temperature control PCB Solder temperature Insulation test voltage Mounting torque Mounting pressure on surface Creepage distance Max. peak power of bootstrap resistor tp = 100s Tc= 100C
1

Value max 125 125 260 0.6 150 90

Unit

Tstg TPCB
Wave soldering, 1.6mm (0.063in.) from case for 10s

-40 2500 3.1

C C C V Nm N/mm mm W

Tsol VISOL

RMS, f=50Hz, t =1min

M3 screw and washer MS Package flat on mounting surface NMC dS PBRpeak

IGBT and Diode Section Description Condition Symbol min Max. Blocking Voltage Tc = 25C,TvJ < 150C Tc = 80C,TvJ < 150C tp limited by TvJmax
VDD = 15V,VDC = 400V, TvJ = 150C VDD = 15V,VDC 500V, TvJ = 150C, IC = 10A VCEmax = 600V

Value max 17 10 30 5 Full Square

Unit

VCES Iu, Iv, Iw Iu, Iv, Iw tsc

600 -17 -10 -30 -

DC output current

Repetitive peak collector current Short circuit withstand time2 IGBT reverse bias safe operating area (RBSOA) Power dissipation per IGBT Operating junction temperature range

A s

Tc = 25C IGBT Diode

Ptot TvjI TvjD

-40 -40

52 150 150

W C

1 2

Monitored by pin 24 Allowed number of short circuits: <1000; time between short circuits: >1s. 8/18 Rev. 2, March 2009

Data Sheet

CIPOS IKCS17F60F2A IKCS17F60F2C

Description

Condition

Symbol min

Value typ max 2.4 3.6

Unit

Single IGBT thermal resistance, junction-case Single diode thermal resistance, junction-case

RthJC RthJCD

K/W

Control Section Description Condition Symbol Value min Module supply voltage High side floating supply voltage (VB vs. VS) High side floating IC supply offset voltage ITRIP input voltage /FLT-TEMP Input voltage /HIN, /LIN Input voltage /FLT-TEMP Input current Operating junction temperature1 Max. switching frequency VIN = float tp < 500ns VDD VBS VS1,2,3 VIN,ITRIP VIN,FLT VIN IIN,FLT TJ,IC fPWM -1 -1 VDD-VBS-6 VDD-VBS-50 -1 -1 max 20 20 600 10 20 5.5 5 125 20 mA C kHz V Unit

Recommended Operation Conditions

All voltages are absolute voltages referenced to VSS -Potential unless otherwise specified. Description Symbol Value min High side floating supply offset voltage High side floating supply voltage (VB vs. VS) Low side power supply Logic input voltages LIN, HIN, ITRIP VS VBS VDD VIN -3 12.5 12.5 0 max 500 17.5 17.5 5 V Unit

Monitored by pin 24 9/18 Rev. 2, March 2009

Data Sheet

CIPOS IKCS17F60F2A IKCS17F60F2C

Static Parameters
(Tc = 25C, VDD = 15V, if not stated otherwise) Description Condition Symbol min Collector-Emitter breakdown voltage VIN = 5V, IC = 0.25mA Collector-Emitter saturation voltage VDD = 15V, Iout = +/-10A TvJ = 25C TvJ = 150C VIN = 5V, Iout = +/-10A TvJ = 25C TvJ = 150C VCE = 600V, VDD = 5V TvJ = 25C TvJ = 150C VDD = 15V, tSC 5s VCC = 300V, Tj = 150C V(BR)CES VCE(sat) 600 1.7 0.7 360 45 11.0 9.5 1.2 9.0 9.0 1.65 1.9 1.7 1.6 65 2.1 0.9 460 75 12.1 10.4 1.7 10.4 10.6 300 2.4 55 220 75 30 56 2.1 Value typ max V V Unit

Diode forward voltage

VF

2.05

V A

Zero gate voltage collector current of IGBT Short circuit collector current1 Logic "0" input voltage (LIN,HIN) Logic "1" input voltage (LIN,HIN) ITRIP positive going threshold ITRIP input hysteresis VDD and VBS supply undervoltage positive going threshold VDD and VBS supply undervoltage negative going threshold VCC and VBS supply undervoltage lockout hysteresis Input clamp voltage (/HIN, /LIN) Input clamp voltage (ITRIP) Quiescent VBx supply current (VBx only) Quiescent VDD supply current (VDD only) Input bias current Input bias current ITRIP Input bias current Leakage current of high side FAULT low on resistance of the pull down transistors

ICES

40 1000 2.4 1.1 540 12.8 11.0 13.0 13.0 550 3.4 100 400 120 A V V mV mV V V V V V A mA A A A A

IC(SC) 2 VIH VIL VIT,TH+ VIT,HYS VDDUV+ VBSUV+2 VDDUVVBSUV-2 VDDUVH VBSUVH2

IIN = 4mA IIN = 4mA VHIN = low VIN = float VIN = 5V VIN = 0V VITRIP = 5V Tj,IC = 125C VFLT = 0.5V, VITRIP = 1V

VINCLAMP VINCLAMP2 IQB IQDD IIN+ IINIITRIP+ ILVS2 Ron,FLT

1 2

Allowed number of short circuits: <1000; time between short circuits: >1s. Test is not subject of product test, verified by characterisation 10/18 Rev. 2, March 2009

Data Sheet

CIPOS IKCS17F60F2A IKCS17F60F2C

Dynamic Parameters
(Tc = 25C, VDD = 15V, if not stated otherwise) Description Condition Symbol min Turn-on propagation delay High side or low side Turn-on rise time High side or low side Turn-off propagation delay High side or low side Turn-off fall time High side or low side Shutdown propagation delay ITRIP Input filter time ITRIP Propagation delay ITRIP to FAULT Input filter time at LIN for turn on and off and input filter time at HIN for turn on only Input filter time at HIN for turn off Input filter time at HIN for turn off Fault clear time after ITRIP-fault Min. deadtime between low side and high side Deadtime of gate drive circuit IGBT Turn-on Energy (includes reverse recovery of diode) IGBT Turn-off Energy Iout = 10A, VDC = 300V TvJ = 25C TvJ = 150C Iout = 10A, VDC = 300V TvJ = 25C TvJ = 150C Iout = 10A, VDC = 300V TvJ = 25C TvJ = 150C VLIN,HIN = 0V; Iout = 10A, VDC = 300V VLIN,HIN = 5V Iout = 10A, VDC = 300V VLIN,HIN = 5V; Iout = 10A, VDC = 300V VLIN,HIN = 0V Iout = 10A, VDC = 300V VITRIP = 1V, Iu, Iv, Iw =10A VITRIP = 1V VITRIP = 1V VLIN,HIN = 0 V & 5V td(on) tr td(off) tf tITRIP tITRIPmin tFLT tFILIN 120 155 Value typ 639 34 854 40 1000 210 370 270 max 380 ns Unit

VHIN = 5V VHIN = 5 V VLIN,HIN = 0 V & 5V VITRIP = 0 V

tFILIN1 tFILIN2 tFLTCLR DTPWM DTIC Eon

220 400 4.7 1 380 320 430 200 270 46 115

ms s ns J

Eoff

Diode recovery Energy

Erec

Data Sheet

11/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C

Integrated Components
Description Condition Symbol1 min Resistor Resistor B-Constant of NTC (Negative Temperature Coefficient) Bootstrap diode forward voltage Capacitor Capacitor Bootstrap Capacitor TNTC = 25C TNTC = 25C IFDbs = 100mA Rbs RTS B25 VFDbs C1 Cgex CbsHx Value typ 10 100 4250 1.9 100 0.39 100 max 2.05 k K V nF Unit

Typical Application

Symbols according to Figure 1 12/18 Rev. 2, March 2009

Data Sheet

CIPOS IKCS17F60F2A IKCS17F60F2C

Characteristics
(Tc = 25C, VDD = 15V, if not stated otherwise)

27A 24A

VGE=25C 125C 150C

25A

IC, COLLECTOR CURRENT

IF, forward CURRENT

21A 18A 15A 12A 9A 6A 3A 0A 0V 1V

20A

15A

10A VGE=25C 5A 125C 150C

0A 2V 3V 0V 1V 2V

VCE, COLLECTOR EMITTER VOLTAGE Figure 5. Typical IGBT output characteristic (VDD = 15V)

VF FORWARD VOLTAGE Figure 6. Typical diode forward current as a function of forward voltage

1000ns

td(off) td(on) tr

1000ns

td(off)

td(on)

t, SWITCHING TIMES

100ns tf

t, SWITCHING TIMES

tf 100ns

10ns

tr

0A

10A

20A

25C

50C

75C

100C

125C

IC, COLLECTOR CURRENT Figure 7. Typical switching times as a function of collector current (inductive load, TJ=150C, VCE = 300V, VDD = 15V Dynamic test circuit in Figure A)

TvJ, JUNCTION TEMPERATURE Figure 8. Typical switching times as a function of junction temperature (inductive load, VCE = 300V, VDD = 15V, IC = 10A Dynamic test circuit in Figure A)

Data Sheet

13/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C

Eon

2.50mJ

Eon

0.40mJ

E, SWITCHING ENERGY

2.00mJ

E, SWITCHING ENERGY

0.30mJ

Eoff

1.50mJ

0.20mJ Erec 0.10mJ

1.00mJ

Eoff

0.50mJ Erec 0.00mJ 0A 5A 10A 15A 20A 25A

0.00mJ 25C 50C 75C 100C 125C

IC, COLLECTOR CURRENT Figure 9. Typical switching energy losses as a function of collector current (inductive load, TvJ = 150C, VCE = 300V, VDD = 15V Dynamic test circuit in Figure A)

TvJ, JUNCTION TEMPERATURE Figure 10. Typical switching energy losses as a function of junction temperature (inductive load, VCE = 300V, VDD = 15V, IC = 10A Dynamic test circuit in Figure A)

1000kOhm

ZthJC, TRANSIENT THERMAL RESISTANCE

10 K/W

Single Pulse IGBT Diode

RTS, NTC resistance

100kOhm

10 K/W

-1

10kOhm

1kOhm -25C 0C

min typ max

10 K/W

-2

25C

50C

75C

100C

100ns 1s

10s 100s 1ms 10ms 100ms

TNTC, NTC TEMPERATURE Figure 11. Characteristic of NTC as a function of NTC temperature

tP, PULSE WIDTH Figure 12. Transient thermal impedance as a function of pulse width (D=tP/T)

Data Sheet

14/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C

Test Circuits and Parameter Definition

Erec = vD i F dt
0

t Erec

Figure A: Dynamic test circuit Leakage inductance L =180nH Stray capacitance C =39pF

Figure B: Definition of diodes switching characteristics

Figure C: Definition of ITIRP propagation delay

LIN1,2,3 HIN1,2,3

2.1V 0.9V td(off) tf td(on) tr 90% 10% tEoff

t Eoff

iCU, iCV, iCW vCEU, vCEV, vCEW

90%

10%

10% tEon

2%

2%

Eoff =

v
0

CEx

i Cx dt

Eon = vCEx i Cx dt
0

t Eon

Figure D: Switching times definition and switching energy definition

Data Sheet

15/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C

tFILIN HIN LIN

tFILIN

LIN

on

off

on

off

high LO HO LO low

Figure E: Short Pulse suppression

Data Sheet

16/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C

Package Outline IKCS17F60F2A

Note: There may occur discolourations on the copper surface without any effect of the thermal properties.

Data Sheet

17/18

Rev. 2, March 2009

CIPOS IKCS17F60F2A IKCS17F60F2C

Package Outline IKCS17F60F2C

Description

Condition

Symbol min

Value typ 17 max -

Unit

Weight

mP

Note: There may occur discolourations on the copper surface without any effect of the thermal properties. Data Sheet 18/18 Rev. 2, March 2009

This datasheet has been downloaded from: www.EEworld.com.cn

Free Download Daily Updated Database 100% Free Datasheet Search Site 100% Free IC Replacement Search Site Convenient Electronic Dictionary Fast Search System www.EEworld.com.cn

All Datasheets Cannot Be Modified Without Permission Copyright Each Manufacturing Company