Documente Academic
Documente Profesional
Documente Cultură
Acknowledgements
NSERCPowerSystemSimulationChair ProgramatUniversityofManitoba MHRCStaff
Dr.Farid Mosallat andJuanCarlosGarcia
6/4/2013
WhyUseDCTransmission
HVDCHistoryLinecurrentcommutated(LCC)1954(Gotland) MatureWorldwideTechnologyin201354 MorepowertransferinequivalentRightofWayArea
Smallertower/2versus3conductors
30005000MWACDC
6/4/2013
VSCTutorialOutline
VSCConverterTheoryBasics VSCControlandModeling VSCSystemSimulations Startup;DCFault DCGridTestCaseCIGREB457/58
IntroductoryBasics:LCCSingleLine
6/4/2013
VSC:SingleLineDiagramFormat
SymmetricalHVDCMonopole
6/4/2013
VSC:UnsymmetricalMonopole
10
VSC:Bipole Configuration
6/4/2013
11
LCC VSCComparison
LCCHVDC
MatureTechnology RequiresstrongACsystem Lowerlosses0.8%perconverter Requires60%reactivepower ACDCsysteminteractions Harmonics Commutationsfailure SpecialTransformers Multiterminaloperationpossiblebut complex ControlledDCCurrenttozero(Idref=0) DCvoltage+to asalphachanges rectifiertoinverter
VSCHVDC
Rapidgrowth HelpsACsystem Controlrealandreactivepower independently Lossesreducing1.1 1.2%per converter NoCommutationfailure LessSpecialTransformers FlexibleDispatch HarmonicswithMMCnoissue DCvoltageisaconstantpolarity DCGrid(multiterminal)possible DCLinefaults(overheadlines)are problematic
12
MultiTerminal
ForLCC:
Rect <90Vdc +ve INV>90Vdc ve TochangeConv 2from Rectifer toInvertoryou mustflipthethyristor
S3
f f f
S1
S4
S2
ForVSC:
PowerFlowiscontrolledby controlsignalsonly
6/4/2013
13
VSCTechnologyisVeryFlexible
VSCtechnologycancontroltwovariablestogetherand independently
Realpowerandreactivepower
VSCcangenerateanACWaveform
Blackstartorislandmodepossible
Manydispatchoptionsavailable:
RealPowersetpoint:inorout,+or UsepowertocontrolDCvoltageVDC Inislandmode:usepowertocontrolfrequency ReactivePowerQsetpoint:inorout,+or UseQtocontrolVac magnitude:GridorislandedMode
Othercontroltargetsarepossible
14
VSCOperation
6/4/2013
15
TransferP&QAcrossReactor
UseDCcapacitorvoltage(Ud) tobuildanACVoltage waveformUc ExchangePbasedon PintoConverterUd PfromConverterUd ExchangeQbasedon|Uc| |Uc|Qflowsintosystem |Uc|Qflowsfromsystem
16
HistoryofVSCDevelopment: ABB,SiemensandAlstomGrid
VSCisgrowingrapidlyandcontinuestochange Manyprojectsbutfewprojectshavethesamedesign AnMMCtypeconfigurationappearstobethe winnerbutmanymarketplaceshavevariations
NotunlikeLCCtechnology25yearsago
ThefinalVSCconfigurationisnotdecided
Andmayneveroccur
6/4/2013
17
HVDCLight
HistoricalReview,19972001
ABB Reference
18
HVDCLight
HistoricalReview,20022004
ABB Reference
6/4/2013
19
PWMBasedVSC
HistoricalReview,20052009
ABB Reference
20
BridgeMultiModuleConverter MMC2009
Siemens Reference
10
6/4/2013
21
HVDCLight201112
Generation4
ABB Reference
22
FullBridgeMMC
11
6/4/2013
23
OnePossibleHybridConfiguration
24
VSCControlandModelling
Controlsystemorganization Lookatimpactofdiodeinconfiguration HighLevelControl
DQcontrollerdevelopment DevelopmentofVoltagereferencesignalsbasedondispatchedorders
LowerLevelControl
Valvefirepulses(IGBTfiringpulses) Capacitorenergybalancing
12
6/4/2013
25
ModelsforVSCMMCSystem
EMTandRMS(DynamicandLoadflow)type modelsarerequired LotsofVSCconfigurationstoconsider
PWMbased(allseriesdevicesinValveswitchtogether) bridgeMMC bridgeMMCwithPWM(cascadedtwolevelconverterCTLC) FullbridgeMMC Hybridmixturesofseriesvalves,andfullbridges
26
ControlHierarchy
NaturalseparationoccursHigherLowerlevel Controls RegardlessofDispatchOrdersHigherLevel controlsdevelop Vref AVref BandVref Coutputs Regardlessofconvertervalve implementationLowerLevelcontrolsusethe VREFinputstogeneratethegatepulsesto produce Va Vb andVc Lowerlevelcontrolsareuniqueforvalve topologyandwillhaveancillarycontrol Capacitorbalance Circulatingcurrentsuppression
13
6/4/2013
27
ImpactforVSCSystemModels
DispatchandHigherLevelsControlsremainsameregardlessofConverter implementation
Genericorpublicdomainmodels Vendorspecific(IP)models
LowerLevelControlsuniquefordifferenttypesofconverters
DifferentPowerelectronicsandcontrolalgorithm DifferentCapacitorbalancealgorithm DifferentCirculationCurrentsuppressionalgorithm Genericorpublicdomainmodels Vendorspecific(IP)models Differentlevelofdetailsforeachlowerlevelmodels FullEMT,detailedequivalent,firingpulseRMS
FromaSimulationStudyPointView
ChoosetheappropriateLowerLevelModelforyourstudy
28
ControlModels:UpperLevel
UpperLevelControlSelection
VDC ref
VDC
VDC
Controller
Pref
P
P
Controller
VAC ref
VAC
VAC
Controller
Qref
Q
Q
Controller
vd ref vabc ref vDC, vAC, iAC, id ref Limiter Decoupled -1 Converter P, Q dq Current system iq ref Controller and lower vq ref level vd,q controls id,q
Selectors
dq
iac vac
14
6/4/2013
29
ControlModels:UpperLevel
UpperLevelControlFeatures
Vdc voltagedroop(Vdc controlmode) ACvoltagedroop(Vac controlmode) Frequencydroop(islandedmode) DCVoltagedroop
vDC max VDC vAC max VAC vAC min fmax f fmin P
(a)
iDC (b)
(c)
30
ControlModels:UpperLevel
UpperLevelControlFeatures
DCcurrentlimiting(VectorsumofId&Iq) ThirdharmonicadditiontoACvoltage DCundervoltagelimiting DCovervoltagelimiting Powerreferencecurtailment
Pref
ref
VDC
+ V
VDC max
PI
Controller
Reset
15
6/4/2013
31
LowerLevelControls
AcceptVacb referencesandgeneratetheIGBT firingorderstogeneratetheACvoltagewhile balancingcellcapacitorvoltages.Lowerlevels controlsarepowerelectronictopology dependent
32
StartUpConcerns
InitialEnergization
Transformer MMCCapacitors(Prechargecapacitorsto1.35*ELLvia diodes) DCLineorDCCable
16
6/4/2013
33
VSCSystemStartUp
T1
1000 km P=900 MW
Z Z
T2
P=966 MW
SCR: 2.5
SCR: 2.5
P control
@ 900 MW
Vdc control
@ 640 kV
34
VSCSystemStartUp
Deblock Terminal1 Close ACbrk Bypass PreR Deblock Terminal2
Start up sequence 10.0 Iac T2 (Sending end)
Rampup
(kA)
-10.0 700 E dc2 (+) (Vdc control end)
(kV)
-100 7.0 Idc 2 -> 1
(kA)
-1.0 1.00k (-) P1 P2
(MW)
-0.10k [s] 0.00 0.50 1.00 1.50 2.00 2.50
17
6/4/2013
35
SummaryIssuesVSCStartup
Duringstartupenergization ofbothtransformers andallcapacitorsthereforeLargerInrush Inrushresistorcommonlyaddedwithbypassswitch Diodes:withnofiringpulseanddiodeswillconduct resultinginaDCvoltage VDC=1.41peakofVac LL
(chargecapacitorsandline(orCable)
36
DCLineFault
VSCschemewithoverheadline(basedonCaprivi)
noDCFast(4msec)breakerinstalled ResonantDCBreaker(5075msec installed)
18
6/4/2013
37
DCLineFault Restart
Fault detection Valve blocking AC Brk open Fault clearing (MRTB) MRTB reclose AC Brk close Valve deblock Ramp up
(kA)
-10.0 14.0 Total DC fault current
(kA)
-2.0 700 Edc2 (+) (Vdc control end)
(kV)
(kA)
(MW)
x
38
SummaryforVSCDCLineFaults
PulseBlockingremovesdischargeofcapacitorsquickly ACbreakerisrequiredtoopentoremove6Pdiode current. ForaweakACsystem,DCfaultdrawsfaultcurrentfrom ACbus.DCfault=ACfault PostfaultresidualDCcurrentrequiresresonantDC breaker Forrecoveryinrush,MMCcapacitorsarealreadycharged PowerramprateisdeterminedbyACsystemstrength notDCcontrols
19
6/4/2013
39
20