Documente Academic
Documente Profesional
Documente Cultură
_
=
R
L
0 0
0
R
L
0
0 0
R
L
_
_
_
_
_
_
_
_
_
i
a
(t)
i
b
(t)
i
c
(t)
_
_
_
_
_
+
1
L
0 0
0
1
L
0
0 0
1
L
_
_
_
_
_
_
_
_
_
U
an
(t)
U
bn
(t)
U
cn
(t)
_
_
_
_
_
(4)
2.2 Modelling of PWM module
The switches in the same branch in the four-leg VSI in Fig. 3
work as complementary to each other. Voltage expressions
can be written as
U
apwm
U
bpwm
U
cpwm
U
npwm
_
_
_
_
_
_
=
1 0 0 0
0 1 0 0
0 0 1 0
0 0 0 1
_
_
_
_
_
_
d
a
d
b
d
c
d
n
_
_
_
_
_
_
u
dc
(5)
where i = a, b, c. Four-leg VSI output voltages U
in
(t) can be
written in terms of upper insulated gate bipolar transistor
(IGBT) on-times d
j
, where j = a, b, c, n and DC-line voltage
u
dc
as
U
an
U
bn
U
cn
_
_
_
_
=
d
a
d
n
d
b
d
n
d
c
d
n
_
_
_
_
u
dc
=
d
an
d
bn
d
cn
_
_
_
_
u
dc
(6)
One way of generating the signals d
j
is to use PWM module in
the DSP architecture. It is possible to convert d
j
to pulse
signals by implementing 3D SVPWM algorithm in
software, where the obtained upper IGBT on-times are T
j
,
where j = a, b, c, n. PWM signals to be generated are
synchronised with voltage sampling instants. The simplied
PWM module and the generated signals are shown in
Figs. 4a and b, respectively.
The sampling instants in Fig. 4b are synchronised to the
peak point of the triangle-shaped carrier signal. Hence,
transient signals are avoided by performing sampling at the
instances other than the switching onoff times in Fig. 4b.
T
i
, where i = a, b, c, n represent the upper IGBT duty cycles
of three-phase four-leg VSI for each leg and similarly T
i
(t)
denote the duty cycle programmed to 16-bit duty cycle
register in PWM module with T sampling interval.
T
i
(t) in
Fig. 4b can be written in terms of unit step functions as
T
i
t ( ) = T
i
0 ( ) u(t) u(t T)
_ _
+T
i
(1) u(t T) u(t 2T)
_ _
+. . .
+T
i
(n) u(t nT) u t (n +1)T
_ _ _ _
(7)
Fig. 3 Three-phase four-leg power circuit with ideal switches
Fig. 4 Modelling of PWM module
a PWM module
b PWM signals generation
www.ietdl.org
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
529
& The Institution of Engineering and Technology 2014
Taking the Laplace transform of both sides of (7) gives
T
i
(s) = T
i
(0)
1
s
1
s
e
sT
_ _
+T
i
(1)
1
s
e
sT
1
s
e
2sT
_ _
+. . . . . . . . . . . .
+T
i
(n)
1
s
e
nsT
1
s
e
(n+1)sT
_ _
(8)
where
T
i
(s) = L
T
i
(t)
_ _
. Rearranging (8), we have
T
i
(s) =
1 e
sT
s
T
i
(0) +T
i
(1)e
sT
+T
i
(2)e
2sT
+. . . . . . . . . . . . .
_ _
(9)
Equation (9) can be written in compact form as
T
i
(s) =
1 e
sT
s
1
n=0
T
i
(n)e
nsT
= G
h0
(s)T
i
(s)
(10)
Close examination of (10) indicates that it consists of two
transfer functions, where
G
h0
(s) =
1 e
sT
s
and T
i
(s)
1
n=0
T
i
(n)e
nsT
are the hold transfer function and the mathematical expression
of writing T
i
duty cycles to 16-bit register with T sampling
interval, respectively.
The control block diagram corresponding to this
observation is given in Fig. 5.
The average value is computed from
U
in
=
1
T
_
t+T
on
t
U
dc
dt (11)
where U
in
, i = a, b, c, are the inverter output voltages.
Recalling T
on =
d
in
(t)T gives
U
in
= d
in
(t)U
dc
(12)
Inverter gain K
inv
is the variation of inverter output voltage
with respect to d
in
(t). That is
K
inv
=
U
in
d
in
(t)
= U
dc
(13)
The open-loop control block diagram corresponding to
current control for each phase in three-phase four-leg VSI
can be obtained as given in Fig. 6 by using (4), (6) and (13).
3 Discrete time PID design
The closed-loop control block diagram corresponding to
applying feedback to the open-loop control block diagram
given in Fig. 6 and generating control signal by processing
the error signal with digital PID control rule is given in Fig. 7.
The goal in controller design is to determine PID controller
coefcients K
p
, K
i
, K
d
satisfying the required performance for
the system. For this purpose, to obtain discrete-time transfer
function G(z) = Z G(s)
ZOH
G(s)
_ _
from continuous transfer
function G(s) =
I
i
(s)
d
in
(s)
the sampling period T will be
selected rst. From (4), the general dynamic equation is
obtained as
di
i
(t)
dt
=
R
L
i
i
(t) +
1
L
U
in
(t) i = a, b, c (14)
Using U
in
= d
in
u
dc
gives
G(s) =
I
i
(s)
d
in
(s)
=
u
dc
L
1
s +(R/L)
(15)
Fig. 5 PWM module control block diagram
Fig. 6 Open-loop control block diagram for each phase current
control
Fig. 7 Closed-loop control of each phase current
www.ietdl.org
530
& The Institution of Engineering and Technology 2014
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
Applying the z-transform in the last equality, we have
G(z) = Z G(s)
ZOH
G(s)
_ _
= Z
1 e
sT
s
u
dc
L
1
s +(R/L)
_ _
(16)
Let R = 16.63 , L = 1.25 mH, T = 50 s and G(z) = (u
dc
/R)
((1 e
(R/L)T
)/(z e
(R/L)T
)). Then, G(z) becomes
G(z) =
0.02996
z 0.5015
(17)
The closed-loop transfer function of the system given in Fig. 7
can be written as (see (18))
where the discrete-time PID transfer function is given by
(see (19))
= K
pid
z
2
za +b
z(z 1)
(20)
K
pid
, aand b parameters will be calculated from the closed
loop reference characteristic equation obtained using the
predened transient parameters for overshoot %4, (
0.75) and %2 settling time t
s
= 500 s. The second-order
reference characteristic equation poles are determined by
z W e
sT
. Since the characteristic equation in (18) is of the
third order, the order of the reference characteristic equation
must also be made three by pole addition. Pole addition
should be performed such that the response of these
second-order discrete systems is affected as less as possible
and the resulting transfer function is causal. Taking these
considerations into account gives rise to the condition |
r
| < |
1
| < 12|
r
|, where
1
and
r
are the real parts of
the additional pole and the reference second-order system
pole, respectively. The third-order reference characteristic
equation used in this study is given by
F(z) = z
2
1.4827z +0.4958
_ _
(z +0.008) = 0 (21)
By comparing the denominator of (18) and (21), discrete-time
PID controller coefcients are determined as K
i
= 0.45 K
d
=
0.013 K
p
= 0.20, respectively.
The predened poles of the closed-loop characteristic
equation are assigned by the digital PID controller and the
closed-loop poles are z
1
= 0.9742, z
2
= 0.506 and z
3
=
0.0008. Since the all poles are inside of unit circle on
z-plane the closed-loop system is asymptotically stable. The
Figs. 12 and 13 of the simulation results obtained by using
the closed-loop control block diagram given in Fig. 7 are
also the double conrmation of the stability.
4 Reference current calculation using
modified pqr theory
One of the most important problems in current control is
instantaneous accurate measurement of active, reactive and
total harmonic reference currents. Calculation of reference
currents I
aref
, I
bref
, I
cref
with classical pqr and the proposed
modied pqr instantaneous power measurement algorithm
are illustrated in Fig. 8, where V
an
, V
bn
, V
cn
are phase-neutral
power system voltages and I
a
, I
b
, I
c
are phase currents.
In order to improve the performance of the classical pqr
theory under non-ideal mains voltages, the proposed modied
pqr theory is shortly presented as follows.
Non-ideal mains voltages are rst converted to 0
coordinate and then to stationary dq coordinates. The
produced dq components of voltages are ltered by using
the fourth-order Butterworth low-pass lter whose
specications are cut-off frequency of f
c
= 10 Hz and stop
band frequency of f
s
= 20 Hz. The lter outputs are reverse
converted 0 coordinates to obtain the positive-phase
sequence V
+
0
, V
+
a
, V
+
b
shown in Fig. 8b as dark-coloured
in schematic block diagram. The proposed modied pqr
measurement can be used when the main voltages are not
sinusoidal and sinusoidal currents are desired in active
power lter or similar applications. The classical pqr
technique does not require a phase-locked loop (PLL). The
proposed modied pqr requires a PLL. In this study the
PLL is implemented by software in the TMS320F210 DSP.
V
d_dc
, V
q_dc
phase voltages and currents are converted from
abc reference frame to 0 reference frame by using (22) and
(23) as seen in Fig. 8b.
V
a
V
b
V
0
_
_
_
_
_ =
..
2
3
_
1
1
2
1
2
0
..
3
2
..
3
2
1
..
2
1
..
2
1
..
2
_
_
_
_
_
_
_
_
_
_
V
an
V
bn
V
acn
_
_
_
_
_
V
d
V
q
_ _
=
cosu sin u
sinu cosu
_ _
,....................,
T
V
a
V
b
_ _
(22)
I
a
I
b
I
0
_
_
_
_
_ =
..
2
3
_
1
1
2
1
2
0
..
3
2
..
3
2
1
..
2
1
..
2
1
..
2
_
_
_
_
_
_
_
_
_
_
I
a
I
b
I
c
_
_
_
_
_
V
+
a
V
+
b
_ _
=
cosu sinu
sinu cosu
_ _
,....................,
T
1
(23)
T(z) =
0.4985K
pid
z
2
0.4985aK
pid
z +0.4985bK
pid
z
3
+(0.4985K
pid
1.5015) z
2
+ 0.5015 0.4985aK
pid
_ _
z +0.49851bK
pid
(18)
G(z)
PID
= K
p
+K
i
+K
d
_ _
.........,,.........
K
pid
z
2
z K
p
+2K
d
_ _
/ K
p
+K
i
+K
d
_ _ _ _
+ K
d
/ K
p
+K
i
+K
d
_ _ _ _ _ _
z z 1 ( )
(19)
www.ietdl.org
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
531
& The Institution of Engineering and Technology 2014
The current and voltage space vectors on the pqr reference
frame are given by
I
p
I
q
I
r
_
_
_
_
=
1
V
+
ab0
0
V
+
ab0
V
+
b
V
+
ab
V
+
ab0
V
+
b
V
+
ab
V
+
ab
V
+
ab0
V
+
a
V
+
ab
V
+
b
V
+
0
V
+
ab
V
+
0
V
+
a
V
+
b
_
_
_
_
_
_
_
_
_
_
I
a
I
b
I
0
_
_
_
_
(24)
e
p
e
q
e
r
_
_
_
_
_ =
1
V
+
ab0
0
V
+
ab0
V
+
b
V
+
ab
V
+
ab0
V
+
b
V
+
ab
V
+
ab
V
+
ab0
V
+
a
V
+
ab
V
+
b
V
+
0
V
+
ab
V
+
0
V
+
a
V
+
b
_
_
_
_
_
_
_
_
_
_
e
a
e
b
e
0
_
_
_
_
_
=
e
ab0
0
0
_
_
_
_
_ (25)
where
V
+
ab0
=
....................
V
+2
a
+V
+2
b
+V
+2
0
_
, V
+
ab
=
.............
V
+2
a
+V
+2
b
_
Conversion from 0 reference frame to pqr is discussed
in [2]. e
p
Voltage consists of dc component e
pdc
and ac
component e
pac
. Fundamental component of system
voltages is converted to e
pdc
whereas negative sequence or
harmonic components are converted to e
pac
. Instantaneous
real power p in pqr reference frame is dened as the
scalar product of voltage and current vectors
p = e
pqr
i
pqr
= e
p
i
p
(26)
Instantaneous imaginary power q is obtained from cross
product of voltage and current vectors
q = e
pqr
i
pqr
=
0
e
p
I
r
e
p
I
r
_
_
_
_
(27)
Fig. 8 Calculation of reference currents I
aref
, I
bref
, I
cref
with
a Classical pqr method
b Proposed pqr method
www.ietdl.org
532
& The Institution of Engineering and Technology 2014
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
It is possible to write (26) and (27) in matrix form as
p
q
q
q
r
_
_
_
_
=
e
p
I
p
e
p
I
r
e
p
I
q
_
_
_
_
(28)
In (28), p, q
q
and q
r
are independent of each other. For this
reason, three current components can be controlled
independently giving rise to balancing three instantaneous
powers in turns. Hence, pqr method has exactly three
degrees of freedom. P
ac
is obtained from P as shown in
Fig. 8b. The displacement factor of the system current
becomes unity, the system currents can be controlled
balanced and sinusoidal by compensating the instantaneous
power q
r
and the ac part of the instantaneous power P. For
this purpose, I
aref
, I
bref
and I
cref
reference currents are
obtained rst from (29).
I
pc
I
qc
I
rc
_
_
_
_
=
^
I
p
I
q
I
r
+
V
0
V
ab
_ _
I
p
_
_
_
_
_
_
_
_
(29)
Then, reference currents I
aref
, I
bref
and I
cref
for current control
corresponding to the closed-loop control block diagram given
in Fig. 7 are obtained by inverting (24) and (23) in that order.
Reference currents I
aref
, I
bref
, I
cref
given in Fig. 8 are
calculated and compared by using both classical pqr
method and proposed pqr method for non-linear load
currents under distorted phase voltages in the simulation
study given below. The unsymmetrical distorted phase
voltages are
V
an
(t) = V
m
sin vt 0.6912 ( ) +0.09V
m
sin 3vt 2.32 ( )
+0.075V
m
sin 5vt 1.47 ( )
+0.05V
m
sin 7vt +1.31 ( ) +0.025V
m
sin 9vt +2.16 ( )
V
bn
(t) = V
m
sin vt 0.6912 ( ) +0.065V
m
sin 2vt 2.32 ( )
+0.045V
m
sin 4vt 1.47 ( ) +0.03V
m
sin 6vt +1.31 ( )
+0.025V
m
sin 8vt +2.16 ( )vt = vt
2p
3
V
cn
(t) = 1.05V
m
sin vt 0.6912 ( ) +0.075V
m
sin 5vt 1.47 ( )
+0.05V
m
sin 7vt +1.31 ( )
+0.045V
m
sin 11vt +2.16 ( )
+0.004V
m
sin 13vt +1.01 ( )vt = vt
4p
3
where V
m
= 320 V and = 250 rad/s.
Fig. 9 Accuracy and effectiveness of the proposed pqr method via simulation results
a The unsymmetrical distorted phase voltages of V
an
, V
bn
, V
cn
b Non-linear load currents
c Calculation of reference currents of I
aref
, I
bref
, I
cref
using classical pqr method under pure sinusoidal voltages of V
an
, V
bn
, V
cn
d Calculation of reference currents of I
aref
, I
bref
, I
cref
using proposed pqr method under unsymmetrical distorted phase voltages of V
an
, V
bn
, V
cn
e Calculation of reference currents of I
aref
, I
bref
, I
cref
using classical pqr method under unsymmetrical distorted phase voltages of V
an
, V
bn
, V
cn
www.ietdl.org
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
533
& The Institution of Engineering and Technology 2014
The simulation results given in Fig. 9d shows that the
proposed pqr method overcomes the limitations of the
classical pqr method under distorted voltages. Accuracy
and effectiveness of the proposed pqr method is
demonstrated via simulation results given in Fig. 9.
Real-time application of the proposed pqr method for
two case studies are given in Section 4.
5 Three-dimensional space vector
modulation
Upper IGBT on-times T
i
where i = a, b, c, n are calculated via
3D SVPWM algorithm by using PID controller output signals
U
aref
, U
bref
and U
cref
in Fig. 10b. IGBT PWM signals are
generated by using PWM modules in DSP architecture and
they are applied to gates of the power switching element
IGBT by using driving circuits. Calculation of three-phase
four-leg inverter upper IGBT on-time durations with 3D
SVPWM is briey discussed in this section and the reader
is referred to corresponding reference or details. The main
steps are listed in the following:
i. The prism containing the reference space vector V
ref
is
obtained as shown in Fig. 4 given in [21] with the help of
U
aref
U
bref
_ _
T
determined by using
U
aref
U
bref
U
cref
_ _
T
in the transformation matrix given
in (19).
Fig. 10 Experimental setup and the whole system
a Experimental setup
b Simplied block diagram of the whole system
www.ietdl.org
534
& The Institution of Engineering and Technology 2014
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
ii. The tetrahedron containing V
ref
is determined from
Table II given in [17] by using the prism determined in the
previous step and U
aref
U
bref
U
cref
_ _
T
.
iii. Information regarding the prism and tetrahedron
determined in the previous steps and V
1
V
2
V
3
_ _
vectors obtained by using the table for the computation of
matrices for duty ratio calculation in 24 tetrahedrons are
used to calculate the corresponding duty ratios of the
switching vectors resulting in expressions given in (15)
through (17) in [17]. The matrices used for 24 tetrahedrons
duty ratio computations are used from the reference [16]
and given in the Table 1 in Appendix. The reader can refer
to the study given in [22] for a new and simple method to
identify the tetrahedron and three adjacent non-zero
switching vectors.
6 Experimental results
Real-time experiments were performed with the main board
designed based on 32-bit 150 MHz DSP TMS320F2810.
Instantaneous power measurement method modied pqr,
digital PID controller, implementation of 3D SVPWM
algorithm and PWM signal generation were realised. A
three-phase four-leg VSI whose phase voltages can be
controlled independent of each other were designed using
eight discrete IGBT IXDH 30N120D and used in order to
generate currents in desired forms. Capacitance value of
DC-line condenser was C
dc
= 1410 F, load resistance and
inductance parameters were R = R
abc
= 16.63 and L = L
abc
=
1.25 mH, respectively. DC-line voltage was V
dc
=
..
2
220 V
and the sampling and inverter switching frequency was f
s
=
20 kHz. The picture showing the experimental setup and
simplied block diagram of the whole system are depicted in
Figs. 10a and b, respectively.
Experiments consist of two main parts:
1. Instantaneous reference currents measurement and
validation: Instantaneous reference currents I
aref
, I
bref
, I
cref
are calculated by using modied pqr theory given in
Section 2 and Fig. 8b for various load types in real-time.
Calculated reference currents in real-time comprised both
instantaneous harmonic current and reactive current.
Accuracy of modied pqr algorithm validated in
real-time is given in Fig. 11.
2. Instantaneous reference currents generation using
three-phase four-leg VSI: I
aref
, I
bref
and I
cref
reference
currents are generated as power signals with 3D SVPWM
in three-phase four-leg VSI in real-time by using
three-phase four-leg VSI. Simulation and real-time results
show the validities of the PWM module model, three-phase
four-leg VSI model and the designed digital PID controller.
The reference currents I
aref
, I
bref
, I
cref
are generated as
power signals I
na
, I
nb
, I
nc
and can be seen in Figs. 12 and 13.
6.1 Application of modied pqr theory
For real-time instantaneous modied pqr theory
application, non-linear unbalanced load currents i
a
, i
b
, i
c
were consumed by the three-phase bridge rectier with a
purely resistive load and the RL load between phase a and
phase c (A = 0 switch off, B = 1 switch on) in the
experimental setup shown in Fig. 10b.
Three-phase source voltages V
a
, V
b
, V
c
and non-linear load
currents i
a
, i
b
, i
c
were sampled with f
s
= 20 kHz sampling
frequency. These samples for each phase and reference
current instantaneous values obtained by modied pqr
were stored for one period in DSP RAM. Then, they were
used to generate gures.
Fig. 11 Generation and validation of I
aref
, I
bref
and I
cref
reference currents with modied pqr
www.ietdl.org
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
535
& The Institution of Engineering and Technology 2014
Instantaneous reference current values I
aref
, I
bref
and I
cref
were calculated using (26). All the waveforms are shown in
Fig. 11.
The accuracy of the proposed modied pqr theory is
demonstrated by subtracting the calculated reference
currents from the load currents for each phase. The results
(i
a
i
refa
), (i
b
i
refb
) and (i
c
i
refc
) are seen to be balanced
and sinusoidal in Fig 11. Furthermore, the displacement
factor of the results is unity as proposed.
6.2 Generating of calculated reference currents
Real-time experimental studies in this section were performed
for two different types of loads in the power circuit shown in
Fig. 10b.
i. A non-linear unbalanced load was created as mentioned
above (A = 0 switch off, B = 1 switch on) in Fig. 10b.
ii. A non-linear balanced load was created by the
three-phase bridge rectier with a purely resistive load in
Fig. 10b.
Reference currents I
aref
, I
bref
, I
cref
for two load types were
calculated with modied pqr for every T = 50 s and i
na
,
i
nb
, i
nc
currents were generated instantaneously in
three-phase four-leg VSI based on digital PID control. I
aref
,
I
bref
, I
cref
were used as reference current inputs both in the
simulation study in Fig. 7 and in the real-time application
in Fig. 10b. In the simulations, K
p
, K
i
and K
d
digital PID
controller coefcients obtained in Section 3 were used.
Currents i
na
, i
nb
, i
nc
generated in real-time and currents i
nas
,
i
nbs
, i
ncs
obtained from simulations were shown on the same
gure for comparison. In addition, images obtained by the
harmonic analyser for generated current signals i
na
, i
nb
, i
nc
were provided.
In Figs. 11 and 12, V
a
, V
b
, V
c
source voltages, i
a
, i
b
, i
c
source load currents, reference currents I
aref
, I
bref
, I
cref
calculated by modied pqr method and i
na
, i
nb
, i
nc
denote
the currents generated by the inverter, whereas i
nas
, i
nbs
, i
ncs
represent the currents obtained from simulations with the
control block diagram given in Fig. 7.
The following observations can be obtained from the
theoretical, simulation and real-time studies performed in
this study. Three-phase four-leg VSI model are obtained by
modelling each phase independent of each other in abc
reference frame and by modelling PWM module as ZOH in
three-phase four-leg VSI for each leg. Validity of the model
is demonstrated by showing i
nas
, i
nbs
, i
ncs
obtained from
simulations and i
na
, i
nb
, i
nc
obtained in real-time on the
same graphics in Figs. 12 and 13. Modelling of each phase
of three-phase four-leg VSI independent of each other in
abc reference frame simplies calculation of digital PID
coefcients K
p
, K
i
and K
d
signicantly. Stability of the
closed-loop control system is guaranteed since all poles of
Fig. 12 Source voltages and currents for non-linear unbalanced load
www.ietdl.org
536
& The Institution of Engineering and Technology 2014
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
the characteristic equation are determined with digital PID
coefcients according to the reference characteristic
equation. Performance of the designed digital PID control
rule are shown with i
na
, i
nb
, i
nc
given in Figs. 12 and 13
generated in real-time for reference inputs I
aref
, I
bref
, I
cref
.
Modied pqr instantaneous power measurement method
has three degrees of freedom. I
pc
, I
qc
, I
rc
are calculated
according to (29) in pqr reference frame and I
aref
, I
bref
and I
cref
reference currents are obtained via transformation
in abc frame. Fig. 11 shows that the currents generated for
each phase are balanced, sinusoidal and the displacement
factor of the system is unity.
The performance of the classical pqr theory under
non-ideal mains voltages is improved and accuracy of
proposed modied pqr theory is demonstrated both
simulation and real-time application.
IGBT on-time durations are calculated for three-phase
four-leg inverter with 3D SVPWM and driving signals are
generated by PWM circuits. There is no detailed discussion
on 3D SVPWM but the related references are given.
7 Conclusions
In this study modied pqr theory based digital current
control in three-phase four-leg VSI was proposed. The
performance of the classical pqr theory under non-ideal
mains voltages is improved and accuracy of proposed
modied p-q-r theory is demonstrated both simulation and
real-time application. Three-phase four-leg VSI power
circuit and PWM modules were modelled in abc reference
frame such that each phase is independent of each other.
Hence, digital PID design becomes simple. The reference
currents obtained by modied pqr theory with three
degrees of freedom were generated by using 3D SVPWM
with digital PID control rule in three-phase four-leg VSI.
It was shown that the displacement factor of the system
current becomes unity when the calculated currents
obtained using modied pqr theory is subtracted from the
load currents, it is balanced and sinusoidal. The simple
DSP-based digital current control method that is applicable
in real-time was discussed in detail.
8 Acknowledgment
This work is supported by the Scientic and Technological
Research Council of Turkey (TUBITAK) under Project
number 107E165.
9 References
1 Akagi, H., Kanazawa, Y., Nabae, A.: Instantaneous reactive power
compensators comprising switching devices with out energy to rage
components, IEEE Trans. Ind. Appl., 1984, IA-20, pp. 625630
2 Akagi, H., Kim, H.: The instantaneous power theory on the rotating
p-q-r- reference frames, in Proc. IEEE PEDS, 1999, vol. 1, pp. 422427
Fig. 13 Source voltages and currents for non-linear balanced load
www.ietdl.org
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
537
& The Institution of Engineering and Technology 2014
3 Aredes, M., Akagi, H., Watanabe, E.H., Salgado, E.V., Encarnao, L.F.:
Comparisons between the p-q and p-q-r theories in three-phase four-wire
systems, IEEE Trans. Power Electron., 2009, 24, (4), pp. 924933
4 Kim, H., Blaabjerg, F., Jensen, B., Choi, J.: Instantaneous power
compensation in three-phase systems by using p-q-r theory, IEEE
Trans. Power Electron., 2002, 17, (5), pp. 701710
5 Kim, H., Blaabjerg, F., Bak-Jensen, B.: Spectral analysis of
instantaneous powers in single phase and three-phase systems with
use of p-q-r theory, IEEE Trans. Power Electron., 2002, 17, (5),
pp. 711720
6 Rachmildha, T.D., Llor, A., Fadel, M., Dahono, P.A., Haroen, Y.:
Comparison of direct power control with hybrid approach on 3-phase
4-wire active power lter between p-q-0 and p-q-r power theory.
IEEE Int. Industrial Electronics (ISIE 2008), 2008, pp. 22702275
7 Dong, G., Ojo, O.: Current regulation in four-leg voltage-source
converters, IEEE Trans. Ind. Electron., 2007, 54, (4), pp. 20952105
8 Li, X., Deng, Z., Chen, Z., Fei, Q., Chen, X.: A neutral leg
independently controlled current-regulated delta modulator for four-leg
switching power amplier. Proc. PEMD, 2010, pp. 15
9 George, V., Mishra, M.K.: User-dened constant switching frequency
current control Strategy for a four-leg inverter, IET Power Electron.,
2009, 2, (4), pp. 335345
10 Rodriguez, J., Wu, B., Rivera, M., Rojas, C., Yaramasu, V., Wilson, A.:
Predictive current control of three-phase two-level four-leg inverter.
Proc. EPE-PEMC, 2010, pp. 106110
11 Mendalek, N.: Modeling and control of three-phase four-leg
split-capacitor shunt active power lter. Proc. ACTEA, 2009, pp. 121126
12 Gous, M.G.F., Beukes, H.J.: Sliding mode control for a three-phase
shunt active power lter utilizing a four-leg voltage source inverter.
Proc. PESC, 2004, pp. 46094615
13 Mendalek, N., Al-Haddad, K., Kanaan, H.Y., Hassoun, G.: Sliding
mode control of three-phase four-leg shunt active power lter. Power
Electronics Specialists Conference, 2008. PESC 2008. IEEE,
pp. 43624367
14 Kanaan, H.Y., Al-Haddad, K.: Averaged-model-based nonlinear
control of a PWM three-phase four-leg shunt active power lter.
Proc. CCECE, 2007, pp. 10021005
15 Xiaogang, W., Yunxiang, X., Dingxin, S.: Three-phase four-leg active
power lter based on nonlinear optimal predictive control. Proc. CCC,
2008, pp. 217222
16 Zhang, R., Prasad, V.H., Boroyevich, D., Lee, F.C.: Three-dimensional
space vector modulation for four-leg voltage-source converters, IEEE
Trans. Power Electron., 2002, 17, (3), pp. 314326
17 Zhou, L., Luo, M., Zhou, L., Zhou, X., Ye, Y.: Application of a four-leg
ASVG based on 3D SVPWM in compensating the harmful currents of
unbalanced system. Proc. Powercon, 2002, pp. 10451050
18 Vechiu, I., Curea, O., Camblong, H., Ceballos, S., Villate, J.L.: Digital
control of a three-phase four-leg inverter under unbalanced voltage
conditions. Proc. IECON, 2000, pp. 110
19 Zhang, X., Wang, J., Li, C.: Three-phase four-leg inverter based on
voltage hysteresis control. Proc. ICECE, 2010, pp. 44824485
20 dos Santos, E.C.Jr., Jacobina, C.B., Rocha, N., Dias, J.A.A., Correa, M.
B.R.: Single-phase to three-phase four-leg converter applied to
distributed generation system, IET Power Electron., 2010, 3, (6),
pp. 892903
21 Sawant, R.R., Chandorkar, M.C.: A multifunctional four-leg
grid-connected compensator, IEEE Trans. Ind. Appl., 2009, 45, (1),
pp. 2492599
22 Li, X., Deng, Z., Chen, Z., Fei, Q.: Analysis and simplication of
three-dimensional space vector pwm for three-phase four-leg
inverters, IEEE Trans. Ind. Electron., 2011, 58, pp. 450464
10 Appendix
See Table 1
www.ietdl.org
538
& The Institution of Engineering and Technology 2014
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
Table 1 Matrices for duty ratio computation
Tetrahedron prism 1 2 3 4
I V
1
:pnnn V
1
:pnnn V
1
:pnnn V
1
:pnnp
V
2
:pnnp V
2
:ppnn V
2
:ppnn V
2
:ppnp
V
3
:ppnp V
3
:ppnp V
3
:pppn V
3
:nnnp
1 0 1
1
2
..
3
2
1
0
..
3
0
_
_
_
_
_
_
3
2
..
3
2
0
1
2
..
3
2
1
1
2
..
3
2
1
_
_
_
_
_
_
_
_
_
_
3
2
..
3
2
0
0
..
3
1
2
..
3
2
1
_
_
_
_
_
_
_
_
3
2
..
3
2
0
0
..
3
0
1 0 1
_
_
_
_
_
_
II V
1
:ppnn V
1
:ppnp V
1
:ppnn V
1
:ppnp
V
2
:ppnp V
2
:npnn V
2
:npnn V
2
:npnp
V
3
:npnn V
3
:npnp V
3
:pppn V
3
:nnnp
1 0 1
1
2
..
3
2
1
3
2
..
3
2
0
_
_
_
_
_
_
_
_
3
2
..
3
2
0
1
2
..
3
2
1
1 0 1
_
_
_
_
_
_
_
_
3
2
..
3
2
0
3
2
..
3
2
0
1
2
..
3
2
1
_
_
_
_
_
_
_
_
_
_
3
2
..
3
2
0
3
2
..
3
2
0
1
2
..
3
2
1
_
_
_
_
_
_
_
_
_
_
III V
1
:npnn V
1
:npnn V
1
:npnn V
1
:npnp
V
2
:npnp V
2
:nppn V
2
:nppn V
2
:nppp
V
3
:nppp V
3
:nppp V
3
:pppn V
3
:nnnp
1
2
..
3
2
1
1
2
..
3
2
1
3
2
..
3
2
0
_
_
_
_
_
_
_
_
_
_
0
..
3
1
2
..
3
2
1
1 0 1
_
_
_
_
_
_
0
..
3
3
2
..
3
2
0
1 0 1
_
_
_
_
_
_
0
..
3
3
2
..
3
2
0
1
2
..
3
2
1
_
_
_
_
_
_
_
_
IV V
1
:nppn V
1
:nppp V
1
:pnnn V
1
:nnnp
V
2
:nppp V
2
:nnpn V
2
:pnnp V
2
:nnpp
V
3
:nnpn V
3
:nnpp V
3
:ppnp V
3
:nnnp
1
2
..
3
2
1
1 0 1
0
..
3
0
_
_
_
_
_
3
2
..
3
2
0
1
2
..
3
2
1
1
2
..
3
2
1
_
_
_
_
_
_
_
_
_
3
2
..
3
2
0
0
..
3
0
1 0 1
_
_
_
_
_
3
2
..
3
2
0
0
..
3
0
1
2
..
3
2
1
_
_
_
_
_
_
_
_
V V
1
:nnpn V
1
:nnpn V
1
:nnpn V
1
:nnnp
V
2
:nnpp V
2
:pnpn V
2
:pnpn V
2
:nnpp
V
3
:pnpp V
3
:pnpp V
3
:pppn V
3
:nnnp
1
2
..
3
2
1
1 0 1
3
2
..
3
2
0
_
_
_
_
_
_
_
3
2
..
3
2
0
1 0 1
1
2
..
3
2
1
_
_
_
_
_
_
_
3
2
..
3
2
0
3
2
..
3
2
0
1
2
..
3
2
1
_
_
_
_
_
_
_
_
_
3
2
..
3
2
0
3
2
..
3
2
0
1
2
..
3
2
1
_
_
_
_
_
_
_
_
_
_
VI V
1
:pnpn V
1
:pnpp V
1
:pnpn V
1
:pnpp
V
2
:pnpp V
2
:pnnn V
2
:pnnn V
2
:pnnp
V
3
:pnnn V
3
:pnnp V
3
:pppn V
3
:nnnp
1
2
..
3
2
1
1
2
..
3
2
1
3
2
..
3
2
0
_
_
_
_
_
_
_
_
_
_
0
..
3
0
1 0 1
1
2
..
3
2
1
_
_
_
_
_
_
0
..
3
0
3
2
..
3
2
0
1
2
..
3
2
1
_
_
_
_
_
_
_
_
0
..
3
0
3
2
..
3
2
1
1 0 1
_
_
_
_
_
_
www.ietdl.org
IET Power Electron., 2014, Vol. 7, Iss. 3, pp. 527539
doi: 10.1049/iet-pel.2013.0254
539
& The Institution of Engineering and Technology 2014