Documente Academic
Documente Profesional
Documente Cultură
(10)
Any phase of the three-level inverters-A and B, can take
three levels of pole voltages independently as per the
switching state of four, two-level inverters. Switching states
for phase-A according to level of operation are shown in
Table-II, for other phase similar logic can be developed. Once
the phase voltages are known V
s
can be easily calculated from
(6) and (10). Different combinations of two, three-level
inverters pole voltages will generate voltage space vectors as
shown in Fig.3. Each three-level inverter can generate 64
switching state as they are having two, two-level inverter in
cascade combination and each two-level inverter can generate
8 switching hence total of 64 different combination of space
phasors. Together these two three-level inverter-A & B, will
generate total of 4096 i.e. (64x64) space phasors distributed
over 217 locations as shown in Fig. 3. In above discussion we
assume that the points O and O are connected but in actual
they are not connected, hence there will be voltage difference
between these two points, this voltage is known as common-
mode voltage. The effect of this voltage is only generation of
multiplicity of space vectors in different locations, and the
system with unconnected points O and O will generates the
same voltage space vectors as generated by Vs [9].
IV. MODULATION SCHEME FOR PROPOSED INVERTER
The control strategy used for generation of switching pulses
for devices is an extension of multilevel-carrier-based PWM
scheme described in[9], but for easy reference it is presented
here in brief. The level shifted triangular carrier pulse width
modulation scheme required N-1, level shifted triangular
carrier for N-level inverter. All carrier wave have same peak-
to-peak amplitude V
c
and the frequency f
c
[14]. If V
*
m
is the
maximum amplitude of the reference wave and f
m
*
is the
frequency of the reference wave then the amplitude modulation
index with respect to the total amplitude of carrier wave which
is V
c
(N-1), is given by m
a
as
1) (N V
V
m
c
*
m
a
=
2
(11)
The other parameter of level-shifted carrier based sinusoidal
pulse width modulation is the ratio m
f
= f
c
/f
m
*
which should be
kept high to keep the harmonics to the higher end. For the
nine-level inverter, eight level shifted triangular carrier waves
C
1
-C
8
are used which divide the entire range of operation in to
Fig. 2 Generation of space-vector Vs from phase voltages
nine regions R
1
-R
9
. Region below the C
1
is called R
1
, region
above C
1
and below C
2
is R
2
similarly region above C
2
and
below C
3
is called R
3
, in same way R
4
is the region between C
3
and C
4
, R
5
is the region between C
4
and C
5
, R
6
is the region
between C
5
and C
6
, R
7
is the region between C
6
and C
7
, R
8
is
the region between C
7
and C
8
and finally R
9
is the region above
C
8
. Depending upon the position of reference wave in the
regions switching signals are generated so that required
voltage level is applied across the phase winding. Table III
shows the value of applied voltage across the phase winding
depending upon the region selected.
Three 120 phase shifted sinusoidal waves are used as
reference signal for three phases. To achieve the higher
modulation index, 20% of the third harmonic component is
injected in all the three reference signals. For determining the
region of operation (R
1
-R
9
) all the three reference signals are
compared continuously with the level shifted triangular carrier
(C
1
-C
8
). Once the region is known the corresponding switches
of all the four, two-level inverters to applied the required
voltage level across the phase winding are made turn ON as
per Table II. For lower modulation range the proposed inverter
operates as two-level inverter as the modulation index
increases the operation is shifted from two-level to higher-
level. It can go up to nine-level operation including even
number of levels. When the magnitude V
*
m
of reference wave
is less than V
c
/2 the reference wave is placed at the middle of
the first triangular carrier C
1
(Fig. 4a). The reference wave
exists either in R
1
or R
2
and it will result two-level operation,
these are the first two levels L
1
(-2V
DC
/8) and L
2
(-V
DC
/8). When
the modulation index increases such that V
c
/2 < V
*
m
< V
c
, a DC
Fig. 3 Locations of space-phasors for nine-level inverter
voltage of magnitude V
c
/2 is added to the reference wave so
that its comes to the centre of two triangular carriers C
1
and
C
2
and operation will shifted from two-level to three-level
operation (Fig. 4b). In the same way as inverter operation
shifted to four-level, five-level and so on up to nine-level (Fig.
4c - Fig. 4h) a DC voltage of magnitude V
c
/2 is added to
reference wave in each step. Reference wave for maximum
value of modulation index during nine-level operation is shown
in Fig. 4i. One important point must be noted that to operate
drive in constant flux mode, frequency of reference wave has
to be changed as the level of operation changes to keep V/f
constant.
The equations of the three reference waves for phase -A, B
and C are given by (12) ,(13) and (14) respectively, where
value of 'n' changes from 1 to 8 for two-level to nine-level
operation.
0.2 3
2
* * * * c
a m
V
V =V sin w t+ sin w t+n (12)
2
0.2 3
3 2
* * * * c
b m
V
V =V sin (w t- )+ sin w t+n (13)
4
0.2 3
3 2
* * * * c
c m
V
V =V sin (w t- )+ sin w t+n (14)
In this scheme the switching losses are less as compare to
conventional SPWM scheme because in lower speed range
switching accrue only in Inverter-4 (two-level mode), in next
speed range only in Inverter-3 and Inverter-4 (three-level
mode), and in the middle speed ranges it accrues in Inverter-2,
Inverter-3 and Inverter-4, only in high speed range switching
losses accrue in all the four inverters.
TABLE III. APPLIED PHASE VOLTAGE IN DIFFERENT OPERATING REGION R1-R9
Region R1 R2 R3 R4 R5 R6 R7 R8 R9
Applied
Phase
Voltage
-(2/8)VDC -(1/8)VDC 0 (1/8)VDC (2/8)VDC (3/8)VDC (4/8)VDC (5/8)VDC (6/8)VDC
Fig. 4 (a) Triangular carrier and three reference waves during two-level operation, (b) Triangular carrier and three reference waves during three-level operation
(c) Triangular carrier and three reference waves during four-level operation, (d) Triangular carrier and three reference waves during five-level operation
(e) Triangular carrier and three reference waves during six-level operation, (f) Triangular carrier and three reference waves during seven-level operation
(g) Triangular carrier and three reference waves during eight-level operation, (h) Triangular carrier and three reference waves during nine-level operation
(i) Triangular carrier and three reference for maximum value of modulation index
V. SIMULATION RESULTS
To investigate the performance of proposed nine-level
inverter feeding an open-end winding induction motor in open-
loop constant V/f mode, simulation is done in MATLAB
environment. Sinusoidal pulse width modulation scheme as
discussed in previous section is simulated for generation of
switching signals. Inverter-1, Inverter-2, Inverter-3 and
Inverter-4 are having DC-bus voltages of (3/8) V
DC
, (3/8) V
DC
,
(1/8)V
DC
and (1/8)V
DC
respectively. It may be noted that V
DC
is
the equivalent DC-bus voltage required with conventional
two-level inverter.
Amplitude and frequency (V
*
m
& f
m
*
) of reference wave are
decided by desired speed keeping V/f constant. Once the
amplitude and frequency are known reference wave for all the
three phases are generated from (12), (13) and (14). To find the
level in which the instantaneous value of the reference wave
exists all the three reference waves are continuously compared
with the eight level shifted triangular carrier (C
1
-C
8
)
and
control signals for all the four, two-level inverters are
generated.
In simulation DC link voltage is taken as 600 volt. Inverter
is operated for complete modulation range and corresponding
waveforms are shown in Fig.5 for motor phase-A voltage
V
A2A4
. For lower modulation index which correspond to lower
speed range, inverter operates in two-level mode (Fig.5a). In
this case three-level Inverter-B is switched between (2/8)V
DC
and
(1/8)V
DC
whereas Inverter-A is clamped at zero. In the next
speed range inverter operates in three-level mode (Fig. 5b) in
this case Inverter-B takes all the three level (2/8)V
DC,
(1/8)V
DC
and zero,
whereas Inverter-A is still clamped at zero voltage.
For four-level to six-level operation which are consider as
levels for medium speed range, Inverter-A is clamped at
(3/8)V
DC
and Inverter-B takes all the three level (2/8)V
DC
,
(1/8)V
DC
and zero, the corresponding waveforms of motor
phase-A voltage V
A2A4
are shown in Fig.5c to Fig.5e
respectively. The next speed range which is consider as higher
speed range, Inverter-A is clamped at (6/8)V
DC
and Inverter-B
takes all the three level (2/8)V
DC ,
(1/8)V
DC
and zero. In this
speed range Phase-A voltage V
A2A4
for seven-level , eight-level
and nine-level operation are shown in Fig.5f, Fig.5g and Fig.5h
respectively. Fig.5i shows the normalized harmonic spectrum
of phase-A voltage V
A2A4
at modulation index of 0.99 pertaining
to nine-level operation . It can be observed from Fig.5 as the
inverter operation is shifted from two-level to nine-level the
motor phase voltage waveform approaches to sinusoidal and
harmonic spectrum is improved.
VI. CONCLUSION
In this paper, a new topology of nine-level inverter for an
open-end IM drive is proposed. Two cascade three-level
inverter feeding power to each end of the open-end induction
motor (IM) generating voltage-space phasors equivalent to
nine-level inverter. In proposed structure no requirement of
forty two clamping diodes which are required in nine-level
NPC inverter. Moreover it does not require any capacitor bank
as required in flying capacitor multi-level inverter schemes. As
compared with the series connected H-bridge topology which
needs at least six DC supplies, the proposed nine-level inverter
scheme requires only four DC supplies. Another interesting
feature of the proposed nine-level is its inherent quality of
improving overall efficiency of drive because less switching
accrue in that inverter which is having higher DC-link voltage,
as compare to the switching of inverter of less DC-link voltage.
Total harmonic distortion (THD) is improved as the inverter
operation is shifted towards nine-level operation because the
phase voltage waveform become more and more sinusoidal.
Fig. 5 (a) Motor phase voltage VA2A4 when inverter operated in two-level mode, (b) Motor phase voltage VA2A4 when inverter operated in three-level mode
(c) Motor phase voltage VA2A4 when inverter operated in four-level mode, (d) Motor phase voltage VA2A4 when inverter operated in five-level mode
(e) Motor phase voltage VA2A4 when inverter operated in six-level mode, (f) Motor phase voltage VA2A4 when invert0er operated in seven-level mode
(g) Motor phase voltage VA2A4 when inverter operated in eight-level mode, (h) Motor phase voltage VA2A4 when inverter operated in nine-level mode
(i) Normalized harmonic spectrum of phase-A voltage VA2A4 for nine-level operation
REFERENCES
[1] J. Rodrguez, S. Bernet, B. Wu, J. O. Pontt, and S. Kouro, Multilevel
Voltage-Source-Converter Topologies for Industrial Medium-Voltage
Drives, IEEE Transactions on Industrial Electronics, vol. 54, no. 6, pp.
29302945, 2007.
[2] J. Rodrguez, J. Lai, and F. Z. Peng, Multilevel Inverters : A Survey of
Topologies , Controls And Applications, IEEE Transactions on
Industrial Electronics, vol. 49, no. 4, pp. 724738, 2002.
[3] A. Nabae, I. Takahashi, and H. Akagi, A New Neutral-Point-Clamped
PWM Inverter, IEEE Transactions on Industry Applications, vol. I, no.
5, pp. 518523, 1981.
[4] J. Lai and F. Z. Peng, Multilevel Converters-A New Breed of Power
Converters, IEEE Transactions on Industrial Electronics, vol. 32, no. 3,
pp. 509517, 1996.
[5] M. Malinowski, K. Gopakumar, J. Rodriguez, and M. A. Prez, A
Survey on Cascaded Multilevel Inverters, IEEE Transactions on
Industrial Electronics, vol. 57, no. 7, pp. 21972206, 2010.
[6] H. Stemmler and P. Guggenbach, Configurations of High-Power
Voltage Source Inverter Drives, in Fifth European Conference, 1993,
pp. 714.
[7] Brian A. Welchko and J. M. Nagashima, A Comparative Evaluation of
Motor Drive Topologies For Low-Voltage, High-Power EV/HEV
Propulsion Systems, Industrial Electronics, ISIE, no. vol. 1, pp. 379
384, 2003.
[8] E. G. Shivakumar, K. Gopakumar, S. K. Sinha, A. Pittet, and V. T.
Ranganathan, Space Vector PWM Control of Dual Inverter Fed Open-
End Winding Induction Motor Drive, in Applied Power Electronics
Conference and Exposition, APEC, 2001, vol. 2, pp. 399405.
[9] M. Baiju and K. Gopakumar, Five-Level Inverter Voltage-Space
Phasor Generation For An Open-End Winding Induction Motor Drive,
Electric Power Applications, IEE Proceedings, vol. 150, no. 5, pp. 531
538, 2003.
[10] V. T. Somasekhar, K. Chandrasekhar, and K. Gopakumar, A New Five-
Level Inverter System For An Induction Motor With Open-End
Windings, in The Fifth International Conference on Power Electronics
and Drive Systems, PEDS, 2003, pp. 199204.
[11] V. T. Somasekhar, K. Gopakumar, M. R. Baiju, K. K. Mohapatra, and L.
Umanand, A Multilevel Inverter System for an Induction Motor With
Open-End Windings, IEEE Transactions on Industrial Electronics, vol.
52, no. 3, pp. 824836, 2005.
[12] P. P. Rajeevan, K. Sivakumar, C. Patel, R. Ramchand and K.
Gopakumar A Seven-Level Inverter Topology for Induction Motor
Drive Using Two-Level Inverters and Floating Capacitor Fed H-
Bridges, IEEE Transactions on Industrial Electronics, vol. 26, no. 6,
pp. 17331740, 2011.
[13] P. P. Rajeevan, K. Sivakumar, K. Gopakumar, C. Patel and H. Abu-rub
A Nine-Level Inverter Topology for Medium-Voltage Induction Motor
Drive With Open-End Stator Winding, IEEE Transactions on
Industrial Electronics, vol. 60, no. 9, pp. 36273636, 2013.
[14] G. Carrara, S. Gardella, M. Marchesoni, R. Salutari, and G. Sciutto, A
New Multilevel PWM Method: A Theoretical Analysis, IEEE
Transactions on Power Electronics, vol. 7, no. 3, pp. 497505, Jul.
1992.