Documente Academic
Documente Profesional
Documente Cultură
Integrated Circuits
Introduction
Digital CMOS is hardly the ideal medium for RF ICs.
But is it hopelessly inferior?
Interesting question: How well can one do in such a
technology if one tries very hard?
Scaling delivers faster devices every year; eventually, theyll
be fast enough.
Is the substrate really so big a problem that good inductors
(and capacitors) simply cannot be realized?
Is device noise so large that CMOS LNAs will always be
HNAs?
Does the inferior 1/f noise of CMOS transistors doom the
close-in phase noise performance of oscillators?
Outline
A few brief words on scaling trends
The patterned ground shield spiral inductor
Capacitors
Fractal capacitors
Accumulation mode varactors
Passive mixers
Broadband noise models for the deep submicron regime
Power-constrained LNA design
A new phase noise theory and its implications for 1/f
noise upconversion
Putting it all together: A 115mW single chip GPS receiver in 0.5m CMOS
Recent Developments in CMOS RF Integrated Circuits
T. Lee, Paul G. Allen Center for Integrated Systems
Interconnect layers increasing at ~0.75 to 1 level per generation (5 layers are now relatively common).
Recent Developments in CMOS RF Integrated Circuits
T. Lee, Paul G. Allen Center for Integrated Systems
http://holst.stanford.edu/~CPYue
yuechik@holst.stanford.edu
Model Description
Cs
Ls
Cox
Rsi
Csi
Rs
Cox
Csi
Rsi
http://holst.stanford.edu/~CPYue
yuechik@holst.stanford.edu
Model Description
Physical Model of Inductor on Silicon
C
R
si
R
ox
C
C
si
Effects
L s : Greenhouse Method Mutual
Couplings
Eddy
l
R s = ----------------------------------------- t - Current
w (1 e
)
ox
Feed-Through
2
C s = n w ----------------Capacitance
t ox M1-M2
C ox
ox
1
= -2- l w -----t ox
Oxide
Capacitance
C si
1
= -2- l w C Sub
Si Substrate
Capacitance
R si
2
= ------------------------l w G Sub
Si Substrate
Ohmic Loss
http://holst.stanford.edu/~CPYue
yuechik@holst.stanford.edu
Contour Plots of Q
Measured Q
4.0
5.2
10
Inductance (nH)
1.6 GHz 1
8
Measured Q
6.1
4.0
4
3.0 GHz 1 4
7
9
0
0
http://holst.stanford.edu/~CPYue
yuechik@holst.stanford.edu
- Orthogonal to spiral
(induced loop current)
Resistance
- Avoid attenuation of
the magnetic field
Ground Strips
Slot between Strips
Induced Loop Current
http://holst.stanford.edu/~CPYue
yuechik@holst.stanford.edu
Magnitude of Z (k)
1.50
1.25
~30%
Zmax at fc
Q RESONATOR
1.00
fC
= ----f
0.75
0.50
Patterned
Polysilicon
0.25
0.00
1.0
1.5
2.0
2.5
Frequency (GHz)
3.0
None
(11 -cm)
http://holst.stanford.edu/~CPYue
yuechik@holst.stanford.edu
G
S
G
P
R
O
B
E
Probe Station
G
S
G
P
R
O
B
E
http://holst.stanford.edu/~CPYue
yuechik@holst.stanford.edu
|s21| (dB)
-50
Patterned
None
(19 -cm)
-60
-70
None
(11 -cm)
-80
Probes up
-90
0.1
1
Frequency (GHz)
10
Second Terminal
Second Terminal
First Terminal
Substrate
Die Micrograph
Horizontal spacing=0.6 m
Vertical spacing=0.8m
Area=24,000 m2
Ctotal / Cparallel
15.0
D=1.8
D=1.6
Area=24000 m2
10.0
5.0
2.3
0.0
10
0.6
0.1
Measurements
Magnitude of Y12 (siemens)
100
fres = 3.7 GHz
+ Measurements
10-1
10-2
108
109
Frequency (Hz)
1010
Measurements
rs
Cb
Ls
C = 5.5 pF
C b = 0.3 pF
L s = 0.34 nH
r s = 1.3
Best-Fit Parameters
Cb
n+
n+
n-well
p-substrate
Passive Mixers
Gilbert multiplier performs mixing in current domain
because bipolar transistors are not good voltage switches.
Penalty: V-I conversion costs power and linearity
LO
vIF
LO
LO
Cgd
Rg
Channel
Thermal Noise
Cgs
vgs
gmvgs
id2
ro
G m ,eff
g m1
= g m1Qin =
C gs ( Rs + T Ls )
T
=
=
T Ls 2 Rs
Rs 1 +
Rs
Zin
Lg
Vbias
M2
M1
Ls
Ig
G
D
Gate Noise Current
Real Component of Zg
Stanford University
Vds
+
+
Vgs
_
+
ig2
gg
Cgs
-OR-
Vgs
_
vg2
rg
Cgs
2 2
Cgs
1
1
2
2
gg =
rg =
v g = 4 kTB rg
ig = 4 kTB g g
5 gd 0
5 gd 0
Blue Noise
White Noise
( 4/3) modified by hot electron effects
Select source degeneration inductance (assuming equalsized cascoding and main devices) according to:
LS
R S [ 1 + 2 ( C gd C gs ) ]
T
Mixer
LOm
3.0
NF = 2.4dB @ 1575MHz
IFA
Vb
RFp
RFm
Ibias
2.8
Ibias = 4.9mA
2.6
2.4
2.2
2.0
1550
1560
1570
1580
Frequency (MHz)
1590
1600
Shahani, Shaeffer and Lee, A 12mW Wide Dynamic Range CMOS GPS Receiver, ISSCC 1997
http://smirc.stanford.edu/papers/Orals98s-ali.pdf
Email: hajimiri@smirc.stanford.edu
(t )
i(t)
Vout
Vout
http://smirc.stanford.edu/papers/Orals98s-ali.pdf
Email: hajimiri@smirc.stanford.edu
h ( t, )
(t )
http://smirc.stanford.edu/papers/Orals98s-ali.pdf
Email: hajimiri@smirc.stanford.edu
Ring Oscillator
V out ( t )
V out ( t )
Waveform
t
( 0 t )
ISF
( 0 t )
The ISF quantifies the sensitivity of every point in the waveform to perturbations.
http://smirc.stanford.edu/papers/Orals98s-ali.pdf
Email: hajimiri@smirc.stanford.edu
i (t )
(t )
Superposition Integral:
(t ) =
1
h ( t , ) i ( ) d = ---------------q max
( 0 ) i ( ) d
Equivalent representation:
( 0 t )
i(t )
---------------q max
Phase
Modulation
Ideal
Integration
(t )
V (t )
(t )
cos [ 0 t + ( t ) ]
http://smirc.stanford.edu/papers/Orals98s-ali.pdf
Email: hajimiri@smirc.stanford.edu
in
------- ( )
f
i ()d +
n=1
cn
i ( ) cos ( n ) d
1
--- Noise
f
c0
S ()
Sv ()
2 0
c1
c2
3 0
c3
PM
2 0
3 0
http://smirc.stanford.edu/papers/Orals98s-ali.pdf
Email: hajimiri@smirc.stanford.edu
Effect of Symmetry
c0
1
= -----2
( x ) dx
0
V out ( t )
(t )
(t )
The dc value of the ISF is governed by rise and fall time symmetry, and
controls the contribution of low frequency noise to the phase noise.
http://smirc.stanford.edu/papers/Orals98s-ali.pdf
1/f
Email: hajimiri@smirc.stanford.edu
The 1/f3 corner of phase noise is NOT the same as 1/f corner of device noise
c 0 2
-
3 = 1 f ------------
1f
rms
c0
L ( )
c1
c3
c2
1
----2f
----3
f
1
--f
log(-o)
http://smirc.stanford.edu/papers/Orals98s-ali.pdf
Email: hajimiri@smirc.stanford.edu
A Symmetric LC Oscillator
Vdd
WP/L
WP/L
L
Adjust ratios
for symmetry
WN/L
WN/L
http://smirc.stanford.edu/papers/Orals98s-ali.pdf
Email: hajimiri@smirc.stanford.edu
Vdd
112
L
C
114
116
118
bias
120
Itail
Gnd
122
124
f0=1.8GHz
126
3
2.5
2
Vdd
1.5
16
14
12
10
Itail (mA)
x 10
P=6mW
-121dBc/Hz@600kHz
Distinguishing Features:
Typical on-chip PD
is 100mW 500mW
PLL
- OR 1
Off-Chip
Off-chip LNA or
active antenna
Single-Conversion
Off-chip IF filtering
1 or 2 bit quantization
PLL
Off-Chip
Low-IF On-chip
1.57542GHz
2.036MHz
I[n]
Q[n]
Band
Gap
/2
Signal Path
PLL
APD
N*M*f0
=1.573384GHz
M*f0 (M=17)
f0=4.024MHz
APD
N*f0 (N=23)
C IRCUITS : IFA
Low input capacitance, high linearity.
Load resistors terminate the active filter input.
Simulated IFA Voltage Gain
30
Ibias Ibias
Outp
M2
Inp Inm
M1
M4
M3
Outm
20
10
0
-10
-20
-30
-40
-0.2
-0.1
0.0
0.1
DC Input Voltage (V)
0.2
1.10
Ibias
1.05
Outp
Inp
M1
M2
M6
Inm
Outm
Relative Gm
M5
1.00
0.95
0.90
-0.4 -0.3 -0.2 -0.1 0.0 0.1 0.2
DC Input Voltage (V)
0.3
0.4
Fine Quantization
1-bit Quantization
9.0
6.0
3.0
1.0
1.5
2.0
2.5
3.0
IF Frequency (MHz)
3.5
4.0
40
20
0
-20
=3
e
lop
-40
-60
-80
-45
-40
-35
-30
-25
-20
Input Power (dBm)
-15
-10
-20
-30
-40
INMARSAT
Uplink Band
-50
-60
10
20
30
40
50
Offset Frequency (MHz)
60
0
-10
INMARSAT
Uplink
-20
-30
-40
f1
f2
f1-f2
-50
-60
-70
-80
1475
1525
1575
1625
Frequency (MHz)
1675
P ERFORMANCE S UMMARY
G
A
Pre-Filter p
Pre-Filter v
Total p
Total v
Non-Coherent Output SNR
G
A
2.4dB
-15dB
4.1dB
-16dBm @ -43dBm
57dB
3.5MHz
1dB
52dB @ 8MHz
68dB @ 10MHz
19dB
32dB
82dB
107dB
15dB
Ps
PLL Performance
Loop Bandwidth
Spurious Tones
VCO Tuning Range
VCO Gain Constant
LO Leakage @ LNA
5MHz
-42dBc
240MHz ( 7.6%)
240MHz/V
-53dBm
Power/Technology
Signal Path
PLL / VCO
Supply Voltage
79mW
36mW
2.5V
Die Area
Technology
2
11.2
0.5 m CMOS
mm
Closing Thoughts
CMOS is not ideal, but much more than adequate for
many applications.
Scaling trends will continue to improve CMOS.
RF CMOS is not an oxymoron anymore.
Acknowledgments
Many slides were prepared, and generously supplied,
by the following Stanford Ph.D. candidates:
Hirad Samavati (fractal capacitors)
Patrick Yue (spiral inductors)
Ali Hajimiri (oscillator phase noise)
Derek Shaeffer and Arvin Shahani (LNA work and GPS
receiver)