ECE

Enter search keyword

Tweet 331
DUAL SLOPE INTEGRATING TYPE DVM
Do you like this story?
Switch connected to +V
M

Once V
M
is connected, the capacitor starts charging linearly then the output at the integrator
decreases linearly. This linearly decreasing ramp is fed to inverting terminal of the zero
crossing detector. Since the input at non inverting terminal is greater than inverting terminal,
it produces a positive going pulse. This positive going pulse makes the gating circuit to start.
Now pulses produced by the clock generator passess through gating circuit and counter count
the number of pulses.
t
V
C
= 1/C I dt
-
t
1
= 1/C V
M
/ R dt
0

= V
M
/ RC ( t
1
0 )

=

V
M
t
1
/RC

= V
M
T
1
/RC (t
1
=T
1
)

V
0
= -V
C

V
0
= - ( V
M
T
1
/RC )
Trending: Bloggermint Blogger Template
Buzz Twitter Facebook RSS Email
Tweet
0
Sponsors
Popular Posts
SUPER MESH ANALYSIS
SUPERMESH: When a current source is
common to two meshes we use the concept
of super mesh. A supermesh is created from
two meshes ...
MOBILITY & CONDUCTIVITY
MOBILITY When an electric field E is applied across a
piece of material, the electrons respond by moving with an
average velocity call...
SUPER NODE analysis
When a voltage source comes in between
two node then these two nodes and the
voltage source form a supernode and we
take this supernod...
DUAL SLOPE INTEGRATING TYPE DVM
Switch connected to +V M Once V M is
connected, the capacitor starts charging
linearly then the output at the integrator
decrea...
DOMINANT POLE
The poles of a system (those closest to the
imaginary axis in the s-plane) give rise to the
longest lasting terms in the transient resp...
SMALL SIGNAL MODEL OF DIODE
Small-signal operation is that a time varying
signal with small amplitude rides on a DC
value that may or may not be large. ...
CAUER FORM 1 LC IMMITTANCE
RC impedance or RL admittance
PROPERTIES OF RC IMPEDANCE OR RL
ADMITTANCE 1)Poles and zeros are
alternating 2) Poles and zeros are simple
and lie on the negat...
HOW TO IDENTIFY THE TYPE OF
FEEDBACK IN OP-AMPS
Let the input terminal to which source is
connected is considered as shunt The
terminal connected to ground at the input is
c...
RC IMPEDANCE FOSTER FORM 1
Home Contact Privacy Policy
Uncategorized Websites Web Design CSS3 Photography Tutorials Wordpress Plugins

Graphs of V
C
and V
0

Let T
1
be the time taken by the capacitor to charge to V
M
ie.,from 0 to t
1

let N
F
be the number of pulses counted during T
1

T
1
= N
F
t
CLK
(t
CLK
= clock period of pulses produced by the clock generator)

When the counter reaches maximum state a reset pulse is produced by the counter which
automatically changes the switch from +V
M
to - V
REF

Switch connected to V
REF

Once V
REF
is connected, the capacitor starts discharging linearly then the output at the
integrator increases linearly. The output of ZCD is still positive, hence gating circuit is on. So
the counter still counts the pulses. When voltage reaches t
2
and crosses zero the input to the
inverting terminal of ZCD is greater than input to the non inverting terminal the output of
ZCD is a negative going pulse, which makes the gating circuit to switch off. At t
2
the capacitor
completely discharges.

Graphs of V
C
and V
0
Let T
2
= t
2
-t
1
be the time taken by the capacitor to discharge completely to zero

Let n be the number of clock pulses during T
2

T
2
= n t
CLK
t
2
V
C
= 1/C I dt + initial voltage
t
1
t
2
= 1/C -V
REF
/ R dt + V
M
T
1
/RC
t
1
Follow Us On Facebook
Grab this Headline Animator
Recent Posts Test
This post was written by: Author Name
Author description goes here. Author description goes here. Follow him on Twitter
0 Responses to DUAL SLOPE INTEGRATING TYPE DVM
Post a Comment
NEWER POST OLDER POST HOME

= - V
REF
/ RC ( t
2
t
1
) + V
M
T
1
/RC

=- V
REF
/ RC ( T
2
) + V
M
T
1
/RC ( t2 t1 = T2 )

V
0
= -V
C

V
0
= V
REF
/ RC ( T
2
) - V
M
T
1
/RC

At t
2
,V
0
=0

V
REF
/ RC ( T
2
) - V
M
T
1
/RC =0
V
REF
/ RC ( T
2
) = V
M
T
1
/RC
Substituting the values of T
1
= N
F
t
CLK
and T
2
= n t
CLK
we get

V
M
= (n V
REF
)/ N
F
Features
1) Conversion time
t
CONV
= T1 + T2
= N
F
t
CLK
+ n t
CLK
Since Conversion time of this DVM is long and variable its speed is less
2) Noise rejection
As we are integrating voltage for time duration we are calculating true average value. So if an
AC signal or noise is super imposed on V
M
,it will be averaged. Hence effect of noise is less.
Therefore noise rejection is high.
3) Accuracy
As V
M
doesnt depends on R and C accuracy is more

Sample Links
Recent Posts
Followers
Join this site
with Google Friend Connect
Members (15)
Already a member? Sign in
Total Pageviews

42,733
About / Followers
dodododod
Labels
CONTENTS OF EDC (1)
CONTENTS OF EMI (1)
CONTENTS OF NETWORK THEORY (1)
CONTROL SYSTEMS (4)
DIGITAL ELECTRONICS (1)
EDC (13)
EMI (4)
EMTL (1)
GK (1)
NETWORK THEORY (24)
QUESTIONS (11)
Sample Text Link
STUDY GUIDE
TTA
Our Price: Rs.625
Blogger news
Fundamentals of
Electric Circ...
List Price: Rs.550
Our Price: Rs.347
Pages
Home
IES BOOKS
Blogger templates
All Rights Reserved ECE | Blogger Template by Bloggermint Sponsored by Florida Phone Book, Florida Accountants, Optician Jobs
Signals and
Systems
List Price: Rs.495
Our Price: Rs.395
Sample
Principles of
Electromagnetics
List Price: Rs.585
Our Price: Rs.399
Search and Subscribe
FEATURED DEALS
The Online Megastore
Buy Now
Nikon D5100 DSLR
Camera
List Price Rs.32950
Our Price Rs.25690
Powered by Blogger.
Pages - Menu
Home
IES BOOKS
Blog Archive
2013 (67)
June (2)
May (6)
April (9)
March (24)
GATE PROBLEM
RC FOSTER FORM - 2
RC IMPEDANCE FOSTER FORM 1
CAUER FORM 2 LC IMMITTANCE
CAUER FORM 1 LC IMMITTANCE
FOSTER FORM 2 FOR LC
IMMITTANCE
FOSTER FORM I FOR LC
IMMITTANCE
RL IMPEDANCE OR RC
ADMITTANCE
RC impedance or RL admittance
DUAL SLOPE INTEGRATING TYPE
DVM
CONTENTS OF EDC
CONTENT OF EMI
RAMP TYPE DVM
DEFINITIONS IN A WAVE FORM
READ OUTS OF DVMs
INTRODUCTION TO DVMs
MILLMANS THEOREM
RECIPROCITY THEOREM
MAXIMUM POWER TRANSFER
THEVENIN TYPE 3
THEVENIN TYPE-2
THEVENIN AND NORTON
EQUIVALENT
QUESTIONS ON TRANSISTOR
TYPES OF CIRCUITS IN
THEVENINS-1
February (26)
About Me
Harish PECHETTI
Follow
29
View my complete profile
Arsip Blog
2013 (67)
June (2)
May (6)
April (9)
March (24)
GATE PROBLEM
RC FOSTER FORM - 2
RC IMPEDANCE FOSTER FORM 1
CAUER FORM 2 LC IMMITTANCE
CAUER FORM 1 LC IMMITTANCE
FOSTER FORM 2 FOR LC
IMMITTANCE
FOSTER FORM I FOR LC
IMMITTANCE
RL IMPEDANCE OR RC
ADMITTANCE
RC impedance or RL admittance
DUAL SLOPE INTEGRATING TYPE
DVM
CONTENTS OF EDC
CONTENT OF EMI
RAMP TYPE DVM
DEFINITIONS IN A WAVE FORM
READ OUTS OF DVMs
INTRODUCTION TO DVMs
MILLMANS THEOREM
RECIPROCITY THEOREM
MAXIMUM POWER TRANSFER
THEVENIN TYPE 3
THEVENIN TYPE-2
THEVENIN AND NORTON
EQUIVALENT
QUESTIONS ON TRANSISTOR
TYPES OF CIRCUITS IN
THEVENINS-1
February (26)
Blogger Templates
EXAMPLE ON SUPER HETERODYNE
RECEIVER
SUPER HETERODYNE RECEIVER
WAVE POLARIZATION