Documente Academic
Documente Profesional
Documente Cultură
STM32F103xE
High-density performance line ARM-based 32-bit MCU with 256 to
512KB Flash, USB, CAN, 11 timers, 3 ADCs, 13 communication interfaces
Features
FBGA
Memories
256 to 512 Kbytes of Flash memory
up to 64 Kbytes of SRAM
Flexible static memory controller with 4
Chip Select. Supports Compact Flash,
SRAM, PSRAM, NOR and NAND memories
LCD parallel interface, 8080/6800 modes
Low power
Sleep, Stop and Standby modes
VBAT supply for RTC and backup registers
Debug mode
Serial wire debug (SWD) & JTAG interfaces
Cortex-M3 Embedded Trace Macrocell
December 2008
LQFP64 10 10 mm,
LQFP100 14 14 mm,
LQFP144 20 20 mm
LFBGA100 10 10 mm
LFBGA144 10 10 mm
Up to 11 timers
Up to four 16-bit timers, each with up to 4
IC/OC/PWM or pulse counter and
quadrature (incremental) encoder input
2 16-bit motor control PWM timers with
dead-time generation and emergency stop
2 watchdog timers (Independent and
Window)
SysTick timer: a 24-bit downcounter
2 16-bit basic timers to drive the DAC
Up to 13 communication interfaces
Up to 2 I2C interfaces (SMBus/PMBus)
Up to 5 USARTs (ISO 7816 interface, LIN,
IrDA capability, modem control)
Up to 3 SPIs (18 Mbit/s), 2 with I2S
interface multiplexed
CAN interface (2.0B Active)
USB 2.0 full speed interface
SDIO interface
ECOPACK packages
Table 1.
Device summary
Reference
Part number
STM32F103xC
STM32F103RC STM32F103VC
STM32F103ZC
STM32F103xD
STM32F103RD STM32F103VD
STM32F103ZD
STM32F103xE
STM32F103RE STM32F103ZE
STM32F103VE
Rev 4
1/115
www.st.com
Contents
Contents
1
Introduction . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 9
Description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10
2/115
2.1
Device overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 11
2.2
2.3
Overview . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.3.1
2.3.2
2.3.3
2.3.4
Embedded SRAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13
2.3.5
2.3.6
2.3.7
2.3.8
2.3.9
2.3.10
Boot modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.3.11
2.3.12
2.3.13
Voltage regulator . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15
2.3.14
Low-power modes . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.3.15
DMA . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16
2.3.16
2.3.17
2.3.18
IC bus . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18
2.3.19
2.3.20
2.3.21
2.3.22
SDIO . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 19
2.3.23
2.3.24
2.3.25
2.3.26
2.3.27
2.3.28
Temperature sensor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21
Contents
2.3.29
2.3.30
Pin descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 24
Memory mapping . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 37
Electrical characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.1
Test conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.1.1
5.1.2
Typical values . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.1.3
Typical curves . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.1.4
Loading capacitor . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 38
5.1.5
5.1.6
5.1.7
5.2
5.3
Operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
5.3.1
5.3.2
5.3.3
5.3.4
5.3.5
5.3.6
5.3.7
5.3.8
PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
5.3.9
Memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
5.3.10
FSMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
5.3.11
EMC characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
5.3.12
5.3.13
5.3.14
5.3.15
5.3.16
Communications interfaces . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 84
5.3.17
5.3.18
5.3.19
3/115
Contents
6.2
6.2.2
4/115
List of tables
List of tables
Table 1.
Table 2.
Table 3.
Table 4.
Table 5.
Table 6.
Table 7.
Table 8.
Table 9.
Table 10.
Table 11.
Table 12.
Table 13.
Table 14.
Table 15.
Table 16.
Table 17.
Table 18.
Table 19.
Table 20.
Table 21.
Table 22.
Table 23.
Table 24.
Table 25.
Table 26.
Table 27.
Table 28.
Table 29.
Table 30.
Table 31.
Table 32.
Table 33.
Table 34.
Table 35.
Table 36.
Table 37.
Table 38.
Table 39.
Table 40.
Table 41.
Table 42.
Table 43.
Table 44.
Device summary . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 1
STM32F103xC, STM32F103xD and STM32F103xE features and peripheral counts . . . . 11
STM32F103xx family . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12
Timer feature comparison . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 17
High-density STM32F103xx pin definitions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 29
FSMC pin definition . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 35
Voltage characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Current characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 40
Thermal characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
General operating conditions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 41
Operating conditions at power-up / power-down . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 42
Embedded reset and power control block characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . 42
Embedded internal reference voltage . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 43
Maximum current consumption in Run mode, code with data processing
running from Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Maximum current consumption in Run mode, code with data processing
running from RAM. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 44
Maximum current consumption in Sleep mode, code running from Flash or RAM. . . . . . . 46
Typical and maximum current consumptions in Stop and Standby modes . . . . . . . . . . . . 47
Typical current consumption in Run mode, code with data processing
running from Flash . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 49
Typical current consumption in Sleep mode, code with data processing
code running from Flash or RAM . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 50
Peripheral current consumption . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 51
High-speed external user clock characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 52
Low-speed external user clock characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 53
HSE 4-16 MHz oscillator characteristics. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 54
LSE oscillator characteristics (fLSE = 32.768 kHz) . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 55
HSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
LSI oscillator characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 56
Low-power mode wakeup timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
PLL characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 57
Flash memory characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Flash memory endurance and data retention . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 58
Asynchronous non-multiplexed SRAM/NOR read timings . . . . . . . . . . . . . . . . . . . . . . . . . 59
Asynchronous non-multiplexed SRAM/NOR write timings . . . . . . . . . . . . . . . . . . . . . . . . . 60
Asynchronous multiplexed NOR read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 61
Asynchronous multiplexed NOR write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 62
Synchronous multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . 64
Synchronous multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 66
Synchronous non-multiplexed NOR/PSRAM read timings . . . . . . . . . . . . . . . . . . . . . . . . . 67
Synchronous non-multiplexed PSRAM write timings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 68
Switching characteristics for PC Card/CF read and write cycles . . . . . . . . . . . . . . . . . . . . 73
Switching characteristics for NAND Flash read and write cycles . . . . . . . . . . . . . . . . . . . . 76
EMS characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 77
EMI characteristics . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
ESD absolute maximum ratings . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
Electrical sensitivities . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 78
5/115
List of tables
Table 45.
Table 46.
Table 47.
Table 48.
Table 49.
Table 50.
Table 51.
Table 52.
Table 53.
Table 54.
Table 55.
Table 56.
Table 57.
Table 58.
Table 59.
Table 60.
Table 61.
Table 62.
Table 63.
Table 64.
Table 65.
Table 66.
Table 67.
Table 68.
Table 69.
Table 70.
6/115
List of figures
List of figures
Figure 1.
Figure 2.
Figure 3.
Figure 4.
Figure 5.
Figure 6.
Figure 7.
Figure 8.
Figure 9.
Figure 10.
Figure 11.
Figure 12.
Figure 13.
Figure 14.
Figure 15.
Figure 16.
Figure 17.
Figure 18.
Figure 19.
Figure 20.
Figure 21.
Figure 22.
Figure 23.
Figure 24.
Figure 25.
Figure 26.
Figure 27.
Figure 28.
Figure 29.
Figure 30.
Figure 31.
Figure 32.
Figure 33.
Figure 34.
Figure 35.
Figure 36.
Figure 37.
Figure 38.
Figure 39.
Figure 40.
Figure 41.
7/115
List of figures
Figure 42.
Figure 43.
Figure 44.
Figure 45.
Figure 46.
Figure 47.
Figure 48.
Figure 49.
Figure 50.
Figure 51.
Figure 52.
Figure 53.
Figure 54.
Figure 55.
Figure 56.
Figure 57.
Figure 58.
Figure 59.
Figure 60.
Figure 61.
Figure 62.
Figure 63.
Figure 64.
8/115
Introduction
Introduction
This datasheet provides the ordering information and mechanical device characteristics of
the STM32F103xC, STM32F103xD and STM32F103xE high-density performance line
microcontrollers. For more details on the whole STMicroelectronics STM32F103xx family,
please refer to Section 2.2: Full compatibility throughout the family.
The high-density STM32F103xx datasheet should be read in conjunction with the
STM32F10xxx reference manual.
For information on programming, erasing and protection of the internal Flash memory
please refer to the STM32F10xxx Flash programming manual.
The reference and Flash programming manuals are both available from the
STMicroelectronics website www.st.com.
For information on the Cortex-M3 core please refer to the Cortex-M3 Technical
Reference Manual, available from the www.arm.com website at the following address:
http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.ddi0337e/.
9/115
Description
Description
The STM32F103xC, STM32F103xD and STM32F103xE performance line family
incorporates the high-performance ARM Cortex-M3 32-bit RISC core operating at a
72 MHz frequency, high-speed embedded memories (Flash memory up to 512 Kbytes and
SRAM up to 64 Kbytes), and an extensive range of enhanced I/Os and peripherals
connected to two APB buses. All devices offer three 12-bit ADCs, four general-purpose 16bit timers plus two PWM timer, as well as standard and advanced communication interfaces:
up to two I2Cs, three SPIs, two I2Ss, one SDIO, five USARTs, an USB and a CAN.
The STM32F103xx high-density performance line family operates in the 40 to +105 C
temperature range, from a 2.0 to 3.6 V power supply. A comprehensive set of power-saving
mode allows the design of low-power applications.
The STM32F103xx high-density performance line family offers devices in 5 different
package types: from 64 pins to 144 pins. Depending on the device chosen, different sets of
peripherals are included, the description below gives an overview of the complete range of
peripherals proposed in this family.
These features make the STM32F103xx high-density performance line microcontroller
family suitable for a wide range of applications:
10/115
2.1
Description
Device overview
Table 2.
Peripherals
STM32F103Rx
256
SRAM in Kbytes
48
FSMC
Timers
384
512
64
No
STM32F103Vx
256
384
48
64
Yes
General-purpose
Advanced-control
Basic
SPI(I2S)(1)
512
STM32F103Zx
256
384
48
512
64
Yes
3(2)
2C
USART
USB
CAN
SDIO
Comm
GPIOs
51
80
112
12-bit ADC
Number of channels
3
16
3
16
3
21
12-bit DAC
Number of channels
2
2
CPU frequency
72 MHz
Operating voltage
Operating temperatures
Package
2.0 to 3.6 V
Ambient temperatures: 40 to +85 C /40 to +105 C (see Table 10)
Junction temperature: 40 to + 125 C (see Table 10)
LQFP64
LQFP100(2), BGA100
LQFP144, BGA144
1. The SPI2 and SPI3 interfaces give the flexibility to work in an exclusive way in either the SPI mode or the
I2S audio mode.
2. For the LQFP100 and BGA100 packages, only FSMC Bank1 and Bank2 are available. Bank1 can only
support a multiplexed NOR/PSRAM memory using the NE1 Chip Select. Bank2 can only support a 16- or
8-bit NAND Flash memory using the NCE2 Chip Select. The interrupt line cannot be used since Port G is
not available in this package.
11/115
Description
2.2
STM32F103xx family
Low-density devices
Pinout
16 KB
Flash
32 KB
Flash(1)
Medium-density devices
64 KB
Flash
128 KB
Flash
High-density devices
256 KB
Flash
384 KB
Flash
512 KB
Flash
2 USARTs
2 16-bit timers
1 SPI, 1 I2C, USB,
CAN, 1 PWM timer
2 ADCs
3 USARTs
3 16-bit timers
2 SPIs, 2 I2Cs, USB,
CAN, 1 PWM timer
2 ADCs
5 USARTs
4 16-bit timers, 2 basic timers
3 SPIs, 2 I2Ss, 2 I2Cs
USB, CAN, 2 PWM timers
3 ADCs, 1 DAC, 1 SDIO
FSMC (100- and 144-pin packages(2))
1. For orderable part numbers that do not show the A internal code after the temperature range code (6 or 7),
the reference datasheet for electrical characteristics is that of the STM32F103x8/B medium-density
devices.
2. Ports F and G are not available in devices delivered in 100-pin packages.
12/115
2.3
Overview
2.3.1
Description
The ARM Cortex-M3 processor is the latest generation of ARM processors for embedded
systems. It has been developed to provide a low-cost platform that meets the needs of MCU
implementation, with a reduced pin count and low-power consumption, while delivering
outstanding computational performance and an advanced system response to interrupts.
The ARM Cortex-M3 32-bit RISC processor features exceptional code-efficiency,
delivering the high-performance expected from an ARM core in the memory size usually
associated with 8- and 16-bit devices.
With its embedded ARM core, STM32F103xC, STM32F103xD and STM32F103xE
performance line family is compatible with all ARM tools and software.
Figure 1 shows the general block diagram of the device family.
2.3.2
2.3.3
2.3.4
Embedded SRAM
Up to 64 Kbytes of embedded SRAM accessed (read/write) at CPU clock speed with 0 wait
states.
2.3.5
The three FSMC interrupt lines are ORed in order to be connected to the NVIC
Write FIFO
Code execution from external memory except for NAND Flash and PC Card
The targeted frequency, fCLK, is HCLK/2, so external access is at 36 MHz when HCLK
is at 72 MHz and external access is at 24 MHz when HCLK is at 48 MHz
13/115
Description
2.3.6
2.3.7
This hardware block provides flexible interrupt management features with minimal interrupt
latency.
2.3.8
2.3.9
14/115
2.3.10
Description
Boot modes
At startup, boot pins are used to select one of three boot options:
The boot loader is located in System Memory. It is used to reprogram the Flash memory by
using USART1.
2.3.11
VDD = 2.0 to 3.6 V: external power supply for I/Os and the internal regulator.
Provided externally through VDD pins.
VSSA, VDDA = 2.0 to 3.6 V: external analog power supplies for ADC, Reset blocks, RCs
and PLL (minimum voltage to be applied to VDDA is 2.4 V when the ADC is used). VDDA
and VSSA must be connected to VDD and VSS, respectively.
VBAT = 1.8 to 3.6 V: power supply for RTC, external clock 32 kHz oscillator and backup
registers (through power switch) when VDD is not present.
For more details on how to connect power pins, refer to Figure 11: Power supply scheme.
2.3.12
2.3.13
Voltage regulator
The regulator has three operation modes: main (MR), low power (LPR) and power down.
Power down is used in Standby mode: the regulator output is in high impedance: the
kernel circuitry is powered down, inducing zero consumption (but the contents of the
registers and SRAM are lost)
15/115
Description
2.3.14
Low-power modes
The STM32F103xC, STM32F103xD and STM32F103xE performance line supports three
low-power modes to achieve the best compromise between low power consumption, short
startup time and available wakeup sources:
Sleep mode
In Sleep mode, only the CPU is stopped. All peripherals continue to operate and can
wake up the CPU when an interrupt/event occurs.
Stop mode
Stop mode achieves the lowest power consumption while retaining the content of
SRAM and registers. All clocks in the 1.8 V domain are stopped, the PLL, the HSI RC
and the HSE crystal oscillators are disabled. The voltage regulator can also be put
either in normal or in low-power mode.
The device can be woken up from Stop mode by any of the EXTI line. The EXTI line
source can be one of the 16 external lines, the PVD output, the RTC alarm or the USB
wakeup.
Standby mode
The Standby mode is used to achieve the lowest power consumption. The internal
voltage regulator is switched off so that the entire 1.8 V domain is powered off. The
PLL, the HSI RC and the HSE crystal oscillators are also switched off. After entering
Standby mode, SRAM and register contents are lost except for registers in the Backup
domain and Standby circuitry.
The device exits Standby mode when an external reset (NRST pin), an IWDG reset, a
rising edge on the WKUP pin, or an RTC alarm occurs.
Note:
The RTC, the IWDG, and the corresponding clock sources are not stopped by entering Stop
or Standby mode.
2.3.15
DMA
The flexible 12-channel general-purpose DMAs (7 channels for DMA1 and 5 channels for
DMA2) are able to manage memory-to-memory, peripheral-to-memory and memory-toperipheral transfers. The two DMA controllers support circular buffer management,
removing the need for user code intervention when the controller reaches the end of the
buffer.
Each channel is connected to dedicated hardware DMA requests, with support for software
trigger on each channel. Configuration is made by software and transfer sizes between
source and destination are independent.
The DMA can be used with the main peripherals: SPI, I2C, USART, general-purpose, basic
and advanced-control timers TIMx, DAC, I2S, SDIO and ADC.
2.3.16
16/115
Description
periodic interrupt. It is clocked by a 32.768 kHz external crystal, resonator or oscillator, the
internal low power RC oscillator or the high-speed external clock divided by 128. The
internal low-speed RC has a typical frequency of 40 kHz. The RTC can be calibrated using
an external 512 Hz output to compensate for any natural quartz deviation. The RTC features
a 32-bit programmable counter for long term measurement using the Compare register to
generate an alarm. A 20-bit prescaler is used for the time base clock and is by default
configured to generate a time base of 1 second from a clock at 32.768 kHz.
2.3.17
Timer
Counter
resolution
Counter
type
Prescaler
factor
TIM1,
TIM8
16-bit
Up,
down,
up/down
Any integer
between 1
and 65536
Yes
Yes
TIM2,
TIM3,
TIM4,
TIM5
16-bit
Up,
down,
up/down
Any integer
between 1
and 65536
Yes
No
TIM6,
TIM7
16-bit
Up
Any integer
between 1
and 65536
Yes
No
Input capture
Output compare
If configured as a standard 16-bit timer, it has the same features as the TIMx timer. If
configured as the 16-bit PWM generator, it has full modulation capability (0-100%).
In debug mode, the advanced-control timer counter can be frozen and the PWM outputs
disabled to turn off any power switch driven by these outputs.
Many features are shared with those of the general-purpose TIM timers which have the
same architecture. The advanced-control timer can therefore work together with the TIM
timers via the Timer Link feature for synchronization or event chaining.
17/115
Description
Independent watchdog
The independent watchdog is based on a 12-bit downcounter and 8-bit prescaler. It is
clocked from an independent 40 kHz internal RC and as it operates independently from the
main clock, it can operate in Stop and Standby modes. It can be used either as a watchdog
to reset the device when a problem occurs, or as a free running timer for application timeout
management. It is hardware or software configurable through the option bytes. The counter
can be frozen in debug mode.
Window watchdog
The window watchdog is based on a 7-bit downcounter that can be set as free running. It
can be used as a watchdog to reset the device when a problem occurs. It is clocked from the
main clock. It has an early warning interrupt capability and the counter can be frozen in
debug mode.
SysTick timer
This timer is dedicated to real-time operating systems, but could also be used as a standard
down counter. It features:
2.3.18
Autoreload capability
IC bus
Up to two IC bus interfaces can operate in multimaster and slave modes. They can support
standard and fast modes.
They support 7/10-bit addressing mode and 7-bit dual addressing mode (as slave). A
hardware CRC generation/verification is embedded.
They can be served by DMA and they support SMBus 2.0/PMBus.
18/115
2.3.19
Description
2.3.20
2.3.21
2.3.22
SDIO
An SD/SDIO/MMC host interface is available, that supports MultiMediaCard System
Specification Version 4.2 in three different databus modes: 1-bit (default), 4-bit and 8-bit.
The interface allows data transfer at up to 48 MHz in 8-bit mode, and is compliant with SD
Memory Card Specifications Version 2.0.
The SDIO Card Specification Version 2.0 is also supported with two different databus
modes: 1-bit (default) and 4-bit.
The current version supports only one SD/SDIO/MMC4.2 card at any one time and a stack
of MMC4.1 or previous.
In addition to SD/SDIO/MMC, this interface is also fully compliant with the CE-ATA digital
protocol Rev1.1.
2.3.23
Description
2.3.24
2.3.25
2.3.26
Single shunt
2.3.27
20/115
Description
noise-wave generation
triangular-wave generation
Eight DAC trigger inputs are used in the STM32F103xC, STM32F103xD and
STM32F103xE performance line family. The DAC channels are triggered through the timer
update outputs that are also connected to different DMA channels.
2.3.28
Temperature sensor
The temperature sensor has to generate a voltage that varies linearly with temperature. The
conversion range is between 2 V < VDDA < 3.6 V. The temperature sensor is internally
connected to the ADC1_IN16 input channel which is used to convert the sensor output
voltage into a digital value.
2.3.29
2.3.30
21/115
Description
Pbus
Ibus
Cortex-M3 CPU
Fmax: 48/72 MHz
NVIC
5 channels
FSMC
PLL
Reset &
Clock
control
AHB2
APB2
GPIO port C
PD[15:0]
GPIO port D
PE[15:0]
GPIO port E
PF[15:0]
GPIO port F
PG[15:0]
GPIO port G
TIM1
VREF
VREF+
@VDD
XTAL OSC
4-16 MHz
RTC Backup
reg
AWU
Backup interface
AHB2
APB1
VSS
NRST
VDDA
VSSA
OSC_IN
OSC_OUT
TIM2
4 channels, ETR as AF
TIM3
4 channels, ETR as AF
TIM4
4 channels, ETR as AF
TIM5
USART2
USART3
4 channels as AF
RX, TX, CTS, RTS,
CK as AF
RX, TX, CTS, RTS,
CK as AF
UART4
RX,TX as AF
UART5
RX,TX as AF
SPI2
2x(8x16b
it) / I2S2
MOSI/SD, MISO
SCK/CK, MCK, NSS/WS as AF
SPI3
2x(8x16b
it) / I2S3
MOSI/SD, MISO
SCK/CK, MCK, NSS/WS as AF
TIM8
I2C1
SPI1
SRAM 512 B
I2C2
USART1
WWDG
bxCAN device
USB 2.0 FS
device
Temp. sensor
8 ADC123_INs
common to the 3 ADCs
8 ADC12_INs common
to ADC1 & ADC2
5 ADC3_INs on ADC3
PVD
XTAL32kHz
PC[15:0]
Int
@VDDA
Supply
supervision
POR /PDR
Standby
interface
@VBAT
EXT.IT
WKUP
GPIO port B
POR
Reset
Power
Volt. reg.
3.3 V to 1.8 V
IWDG
PCLK1
PCLK2
HCLK
FCLK
SDIO
PB[15:0]
@VDDA
RC 8 MHz
RC 40 kHz
GP DMA2
GPIO port A
MOSI, MISO,
SCK, NSS as AF
SRAM
64 KB
7 channels
PA[15:0]
4 channels
3 compl. channels
BKIN, ETR as AF
4 channels
3 compl. channels
BKIN, ETR as AF
GP DMA1
D[7:0]
CMD
CK as AF
112AF
VDD
Dbus
System
A[25:0]
D[15:0]
CLK
NOE
NWE
NE[4:1]
NBL[1:0]
NWAIT
NL (or NADV)
as AF
Trace
controller
Flash obl
interface
SW/JTAG
Trace/trig
JNTRST
JTDI
JTCK/SWCLK
JTMS/SWDIO
JTDO
as AF
@VDD
TPIU
Bus Matrix
TRACECLK
TRACED[0:3]
as AS
Figure 1.
TIM6
IF 12bit DAC1
IF
DAC_OUT1 as AF
TIM7
12bit DAC 2
DAC_OUT2 as AF
12-bit ADC1 IF
12-bit ADC2 IF
12-bit ADC3 IF
USBDP/CANTX
USBDM/CANRX
VREF+
@VDDA
@ VDDA
ai14666e
1. TA = 40 C to +85 C (suffix 6, see Table 70) or 40 C to +105 C (suffix 7, see Table 70), junction temperature up to
105 C or 125 C, respectively.
2. AF = alternate function on I/O port pin.
22/115
Description
Clock tree
USB
Prescaler
/1, 1.5
USBCLK
to USB interface
48 MHz
I2S3CLK
Peripheral clock
enable
8 MHz
HSI RC
I2S2CLK
to I2S2
Peripheral clock
enable
Peripheral clock
enable
HSI
SDIOCLK
FSMCCLK
Peripheral clock
enable
72 MHz max
/2
PLLSRC
to I2S3
/8
SW
PLLMUL
HSI
..., x16
x2, x3, x4
PLL
SYSCLK
AHB
Prescaler
72 MHz
/1, 2..512
max
PLLCLK
HSE
to FSMC
HCLK
to AHB bus, core,
memory and DMA
Clock
Enable (4 bits)
APB1
Prescaler
/1, 2, 4, 8, 16
to SDIO
36 MHz max
PCLK1
to APB1
peripherals
Peripheral Clock
Enable (20 bits)
TIM2,3,4,5,6,7
If (APB1 prescaler =1) x1
else x2
CSS
to TIM2,3,4,5,6 and 7
TIMXCLK
Peripheral Clock
Enable (6 bits)
APB2
Prescaler
/1, 2, 4, 8, 16
PLLXTPRE
OSC_OUT
OSC_IN
4-16 MHz
HSE OSC
/2
OSC32_OUT
LSE OSC
32.768 kHz
to RTC
LSE
RTCCLK
LSI
ADC
Prescaler
/2, 4, 6, 8
/2
RTCSEL[1:0]
LSI RC
40 kHz
peripherals to APB2
Peripheral Clock
Enable (15 bits)
/128
OSC32_IN
PCLK2
72 MHz max
ADCCLK
HCLK/2
IWDGCLK
Main
Clock Output
/2
MCO
PLLCLK
Legend:
HSE = High Speed External clock signal
HSI
HSE
SYSCLK
MCO
ai14752b
1. When the HSI is used as a PLL clock input, the maximum system clock frequency that can be achieved is
64 MHz.
2. For the USB function to be available, both HSE and PLL must be enabled, with the CPU running at either
48 MHz or 72 MHz.
3. To have an ADC conversion time of 1 s, APB2 must be at 14 MHz, 28 MHz or 56 MHz.
23/115
Pin descriptions
Pin descriptions
Figure 3.
144
143
142
141
140
139
138
137
136
135
134
133
132
131
130
129
128
127
126
125
124
123
122
121
120
119
118
117
116
115
114
113
112
111
110
109
VDD_3
VSS_3
PE1
PE0
PB9
PB8
BOOT0
PB7
PB6
PB5
PB4
PB3
PG15
VDD_11
VSS_11
PG14
PG13
PG12
PG11
PG10
PG9
PD7
PD6
VDD_10
VSS_10
PD5
PD4
PD3
PD2
PD1
PD0
PC12
PC11
PC10
PA15
PA14
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
LQFP144
108
107
106
105
104
103
102
101
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
75
74
73
VDD_2
VSS_2
NC
PA13
PA12
PA11
PA10
PA9
PA8
PC9
PC8
PC7
PC6
VDD_9
VSS_9
PG8
PG7
PG6
PG5
PG4
PG3
PG2
PD15
PD14
VDD_8
VSS_8
PD13
PD12
PD11
PD10
PD9
PD8
PB15
PB14
PB13
PB12
VSS_6
VDD_6
PF13
PF14
PF15
PG0
PG1
PE7
PE8
PE9
VSS_7
VDD_7
PE10
PE11
PE12
PE13
PE14
PE15
PB10
PB11
VSS_1
VDD_1
PA3
VSS_4
VDD_4
PA4
PA5
PA6
PA7
PC4
PC5
PB0
PB1
PB2
PF11
PF12
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
PE2
PE3
PE4
PE5
PE6
VBAT
PC13-TAMPER-RTC
PC14-OSC32_IN
PC15-OSC32_OUT
PF0
PF1
PF2
PF3
PF4
PF5
VSS_5
VDD_5
PF6
PF7
PF8
PF9
PF10
OSC_IN
OSC_OUT
NRST
PC0
PC1
PC2
PC3
VSSA
VREFVREF+
VDDA
PA0-WKUP
PA1
PA2
ai14667
24/115
100
99
98
97
96
95
94
93
92
91
90
89
88
87
86
85
84
83
82
81
80
79
78
77
76
VDD_3
VSS_3
PE1
PE0
PB9
PB8
BOOT0
PB7
PB6
PB5
PB4
PB3
PD7
PD6
PD5
PD4
PD3
PD2
PD1
PD0
PC12
PC11
PC10
PA15
PA14
Figure 4.
Pin descriptions
LQFP100
75
74
73
72
71
70
69
68
67
66
65
64
63
62
61
60
59
58
57
56
55
54
53
52
51
VDD_2
VSS_2
NC
PA 13
PA 12
PA 11
PA 10
PA 9
PA 8
PC9
PC8
PC7
PC6
PD15
PD14
PD13
PD12
PD11
PD10
PD9
PD8
PB15
PB14
PB13
PB12
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
PA3
VSS_4
VDD_4
PA4
PA5
PA6
PA7
PC4
PC5
PB0
PB1
PB2
PE7
PE8
PE9
PE10
PE11
PE12
PE13
PE14
PE15
PB10
PB11
VSS_1
VDD_1
PE2
PE3
PE4
PE5
PE6
VBAT
PC13-TAMPER-RTC
PC14-OSC32_IN
PC15-OSC32_OUT
VSS_5
VDD_5
OSC_IN
OSC_OUT
NRST
PC0
PC1
PC2
PC3
VSSA
VREFVREF+
VDDA
PA0-WKUP
PA1
PA2
ai14391
25/115
Pin descriptions
Figure 5.
64 63 62 61 60 59 58 57 56 55 54 53 52 51 50 49
48
1
47
2
46
3
45
4
44
5
43
6
42
7
41
8
LQFP64
40
9
39
10
38
11
37
12
36
13
35
14
34
15
33
16
17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32
VDD_2
VSS_2
PA13
PA12
PA11
PA10
PA9
PA8
PC9
PC8
PC7
PC6
PB15
PB14
PB13
PB12
PA3
VSS_4
VDD_4
PA4
PA5
PA6
PA7
PC4
PC5
PB0
PB1
PB2
PB10
PB11
VSS_1
VDD_1
VBAT
PC13-TAMPER-RTC
PC14-OSC32_IN
PC15-OSC32_OUT
PD0 OSC_IN
PD1 OSC_OUT
NRST
PC0
PC1
PC2
PC3
VSSA
VDDA
PA0-WKUP
PA1
PA2
ai14392
26/115
Pin descriptions
PC14PC13OSC32_IN TAMPER-RTC
10
PE2
PB9
PB7
PB4
PB3
PA15
PA14
APA13
PC15OSC32_OUT
VBAT
PE3
PB8
PB6
PD5
PD2
PC11
PC10
PA12
OSC_IN
VSS_5
PE4
PE1
PB5
PD6
PD3
PC12
PA9
PA11
OSC_OUT
VDD_5
PE5
PE0
BOOT0
PD7
PD4
PD0
PA8
PA10
NRST
PCD
PE6
VSS_4
VSS_3
VSS_2
VSS_1
PD1
PC9
PC7
PC0
PC1
PC3
VDD_4
VDD_3
VDD_2
VDD_1
NC
PC8
PC6
VSSA
PA0-WKUP
PA4
PC4
PB2
PE10
PE14
PB15
PD11
PD15
VREF
PA1
PA5
PC5
PE7
PE11
PE15
PB14
PD10
PD14
VREF+
PA2
PA6
PB0
PE8
PE12
PB10
PB13
PD9
PD13
VDDA
PA3
PA7
PB1
PE9
PE13
PB11
PB12
PD8
PD12
AI16001
27/115
Pin descriptions
Figure 7.
10
11
12
PC13TAMPER-RTC
PE3
PE2
PE1
PE0
PB4
JTRST
PB3
JTDO
PD6
PD7
PA15
JTDI
PA14
JTCK
PA13
JTMS
PC14OSC32_IN
PE4
PE5
PE6
PB9
PB5
PG15
PG12
PD5
PC11
PC10
PA12
PC15OSC32_OUT
VBAT
PF0
PF1
PB8
PB6
PG14
PG11
PD4
PC12
NC
PA11
OSC_IN
VSS_5
VDD_5
PF2
BOOT0
PB7
PG13
PG10
PD3
PD1
PA10
PA9
OSC_OUT
PF3
PF4
PF5
VSS_3
VSS_11
VSS_10
PG9
PD2
PD0
PC9
PA8
NRST
PF7
PF6
VDD_4
VDD_3
VDD_11
VDD_10
VDD_8
VDD_2
VDD_9
PC8
PC7
PF10
PF9
PF8
VSS_4
VDD_6
VDD_7
VDD_1
VSS_8
VSS_2
VSS_9
PG8
PC6
PC0
PC1
PC2
PC3
VSS_6
VSS_7
VSS_1
PE11
PD11
PG7
PG6
PG5
VSSA
PA0-WKUP
PA4
PC4
PB2/
BOOT1
PG1
PE10
PE12
PD10
PG4
PG3
PG2
VREF
PA1
PA5
PC5
PF13
PG0
PE9
PE13
PD9
PD13
PD14
PD15
VREF+
PA2
PA6
PB0
PF12
PF15
PE8
PE14
PD8
PD12
PB14
PB15
VDDA
PA3
PA7
PB1
PF11
PF14
PE7
PE15
PB10
PB11
PB12
PB13
AI14789b
28/115
BGA100
LQFP64
LQFP100
LQFP144
Pin name
Type(1)
I / O Level(2)
BGA144
Table 5.
Pin descriptions
Main
function(3)
(after reset)
A3
A3
PE2
I/O
FT
PE2
TRACECK/ FSMC_A23
A2
B3
PE3
I/O
FT
PE3
TRACED0/FSMC_A19
B2
C3
PE4
I/O
FT
PE4
TRACED1/FSMC_A20
B3
D3
PE5
I/O
FT
PE5
TRACED2/FSMC_A21
B4
E3
PE6
I/O
FT
PE6
TRACED3/FSMC_A22
C2
B2
VBAT
VBAT
A1
A2
PC13-TAMPERRTC(4)
I/O
PC13(5)
TAMPER-RTC
B1
A1
PC14-OSC32_IN(4) I/O
PC14(5)
OSC32_IN
C1
B1
PC15OSC32_OUT(4)
PC15(5)
OSC32_OUT
C3
10
PF0
I/O FT
PF0
FSMC_A0
C4
11
PF1
I/O FT
PF1
FSMC_A1
D4
12
PF2
I/O FT
PF2
FSMC_A2
E2
13
PF3
I/O FT
PF3
FSMC_A3
E3
14
PF4
I/O FT
PF4
FSMC_A4
E4
15
PF5
I/O FT
PF5
FSMC_A5
D2
C2
10
16
VSS_5
VSS_5
D3
D2
11
17
VDD_5
VDD_5
F3
18
PF6
I/O
PF6
ADC3_IN4/
FSMC_NIORD
F2
19
PF7
I/O
PF7
ADC3_IN5/
FSMC_NREG
G3
20
PF8
I/O
PF8
ADC3_IN6/
FSMC_NIOWR
G2
21
PF9
I/O
PF9
ADC3_IN7/
FSMC_CD
G1
22
PF10
I/O
PF10
ADC3_IN8/
FSMC_INTR
D1
C1
12
23
OSC_IN
OSC_IN
E1
D1
13
24
OSC_OUT
OSC_OUT
F1
E1
14
25
NRST
I/O
NRST
H1
F1
15
26
PC0
I/O
PC0
ADC123_IN10
H2
F2
16
27
PC1
I/O
PC1
ADC123_IN11
H3
E2 10
17
28
PC2
I/O
PC2
ADC123_IN12
Pins
I/O
Alternate functions
Default
Remap
29/115
Pin descriptions
LQFP100
LQFP144
ADC123_IN13
LQFP64
Default
BGA100
Main
function(3)
(after reset)
BGA144
Type(1)
Pins
I / O Level(2)
Table 5.
H4
F3 11
18
29
PC3
I/O
PC3
J1
G1 12
19
30
VSSA
VSSA
K1
H1
20
31
VREF-
VREF-
L1
J1
21
32
VREF+
VREF+
M1
K1 13
22
33
VDDA
VDDA
Pin name
J2
G2 14
23
34
PA0-WKUP
I/O
PA0
WKUP/USART2_CTS(6)
ADC123_IN0
TIM2_CH1_ETR
TIM5_CH1/TIM8_ETR
K2
H2 15
24
35
PA1
I/O
PA1
USART2_RTS(6)
ADC123_IN1/TIM5_CH2
TIM2_CH2(6)
PA2
USART2_TX(6)/
TIM5_CH3/ADC123_IN2/
TIM2_CH3 (6)
USART2_RX(6)/
TIM5_CH4/ADC123_IN3
TIM2_CH4(6)
L2
J2
16
25
36
PA2
I/O
Remap
M2
K2 17
26
37
PA3
I/O
PA3
G4
E4 18
27
38
VSS_4
VSS_4
F4
F4 19
28
39
VDD_4
VDD_4
J3
G3 20
29
40
PA4
I/O
PA4
SPI1_NSS(6)/DAC_OUT1
USART2_CK(6)
ADC12_IN4
K3
H3 21
30
41
PA5
I/O
PA5
SPI1_SCK(6)
DAC_OUT2 ADC12_IN5
PA6
SPI1_MISO(6)
TIM8_BKIN/ADC12_IN6
TIM3_CH1(6)
TIM1_BKIN
TIM1_CH1N
L3
J3
22
31
42
PA6
I/O
M3
K3 23
32
43
PA7
I/O
PA7
SPI1_MOSI(6)
TIM8_CH1N/ADC12_IN7
TIM3_CH2(6)
J4
G4 24
33
44
PC4
I/O
PC4
ADC12_IN14
K4
H4 25
34
45
PC5
I/O
PC5
ADC12_IN15
L4
J4
26
35
46
PB0
I/O
PB0
ADC12_IN8/TIM3_CH3
TIM8_CH2N
TIM1_CH2N
M4
K4 27
36
47
PB1
I/O
PB1
ADC12_IN9
TIM3_CH4(6)
TIM8_CH3N
TIM1_CH3N
J5
G5 28
37
48
PB2/BOOT1
30/115
I/O FT
PB2/BOOT1
Alternate functions
LQFP64
LQFP100
LQFP144
Default
BGA100
Main
function(3)
(after reset)
BGA144
Type(1)
Pins
I / O Level(2)
Table 5.
Pin descriptions
M5
49
PF11
I/O
PF11
FSMC_NIOS16
L5
50
PF12
I/O
PF12
FSMC_A6
H5
51
VSS_6
VSS_6
G5
52
VDD_6
VDD_6
K5
53
PF13
I/O
PF13
FSMC_A7
M6
54
PF14
I/O
PF14
FSMC_A8
L6
55
PF15
I/O
PF15
FSMC_A9
K6
56
PG0
I/O
PG0
FSMC_A10
J6
57
PG1
I/O
PG1
FSMC_A11
M7
H5
38
58
PE7
I/O FT
PE7
FSMC_D4
TIM1_ETR
L7
J5
39
59
PE8
I/O FT
PE8
FSMC_D5
TIM1_CH1N
K7
K5
40
60
PE9
I/O FT
PE9
FSMC_D6
TIM1_CH1
H6
61
VSS_7
VSS_7
G6
62
VDD_7
VDD_7
J7
G6
41
63
PE10
I/O FT
PE10
FSMC_D7
TIM1_CH2N
H8
H6
42
64
PE11
I/O FT
PE11
FSMC_D8
TIM1_CH2
J8
J6
43
65
PE12
I/O FT
PE12
FSMC_D9
TIM1_CH3N
K8
K6
44
66
PE13
I/O FT
PE13
FSMC_D10
TIM1_CH3
L8
G7
45
67
PE14
I/O FT
PE14
FSMC_D11
TIM1_CH4
M8
H7
46
68
PE15
I/O FT
PE15
FSMC_D12
TIM1_BKIN
M9
J7
29
47
69
PB10
I/O FT
PB10
I2C2_SCL
USART3_TX(6)
TIM2_CH3
M10 K7 30
48
70
PB11
I/O FT
PB11
I2C2_SDA
USART3_RX(6)
TIM2_CH4
Pin name
H7
E7 31
49
71
VSS_1
VSS_1
G7
F7 32
50
72
VDD_1
VDD_1
M11 K8 33
51
73
PB12
I/O FT
PB12
SPI2_NSS/I2S2_WS/
I2C2_SMBAl/
USART3_CK(6)/
TIM1_BKIN(6)
M12 J8
34
52
74
PB13
I/O FT
PB13
SPI2_SCK/I2S2_CK
USART3_CTS(6)/
TIM1_CH1N
L11 H8 35
53
75
PB14
I/O FT
PB14
SPI2_MISO/TIM1_CH2N
USART3_RTS(6)
Remap
31/115
Pin descriptions
LQFP144
54
76
PB15
I/O FT
PB15
SPI2_MOSI/I2S2_SD
TIM1_CH3N(6)
L9
K9
55
77
PD8
I/O FT
PD8
FSMC_D13
USART3_TX
K9
J9
56
78
PD9
I/O FT
PD9
FSMC_D14
USART3_RX
J9
H9
57
79
PD10
I/O FT
PD10
FSMC_D15
USART3_CK
H9
G9
58
80
PD11
I/O FT
PD11
FSMC_A16
USART3_CTS
L10 K10
59
81
PD12
I/O FT
PD12
FSMC_A17
TIM4_CH1 /
USART3_RTS
K10 J10
60
82
PD13
I/O FT
PD13
FSMC_A18
TIM4_CH2
G8
83
VSS_8
VSS_8
F8
84
VDD_8
VDD_8
K11 H10
61
85
PD14
I/O FT
PD14
FSMC_D0
TIM4_CH3
K12 G10
62
86
PD15
I/O FT
PD15
FSMC_D1
TIM4_CH4
J12
87
PG2
I/O FT
PG2
FSMC_A12
J11
88
PG3
I/O FT
PG3
FSMC_A13
J10
89
PG4
I/O FT
PG4
FSMC_A14
H12
90
PG5
I/O FT
PG5
FSMC_A15
H11
91
PG6
I/O FT
PG6
FSMC_INT2
H10
92
PG7
I/O FT
PG7
FSMC_INT3
G11
93
PG8
I/O FT
PG8
G10
94
VSS_9
VSS_9
F10
95
VDD_9
VDD_9
G12 F10 37
63
96
PC6
I/O FT
PC6
I2S2_MCK/
TIM8_CH1/SDIO_D6
TIM3_CH1
F12 E10 38
64
97
PC7
I/O FT
PC7
I2S3_MCK/
TIM8_CH2/SDIO_D7
TIM3_CH2
F11 F9 39
65
98
PC8
I/O FT
PC8
TIM8_CH3/SDIO_D0
TIM3_CH3
E11 E9 40
66
99
PC9
I/O FT
PC9
TIM8_CH4/SDIO_D1
TIM3_CH4
E12 D9 41
67 100
PA8
I/O FT
PA8
USART1_CK/
TIM1_CH1(6)/MCO
D12 C9 42
68 101
PA9
I/O FT
PA9
USART1_TX(6)/
TIM1_CH2(6)
D11 D10 43
69 102
PA10
I/O FT
PA10
USART1_RX(6)/
TIM1_CH3(6)
BGA100
L12 G8 36
BGA144
LQFP100
Main
function(3)
(after reset)
LQFP64
Type(1)
Pins
I / O Level(2)
Table 5.
32/115
Pin name
Default
Remap
Pin name
Type(1)
LQFP144
LQFP100
LQFP64
BGA100
BGA144
Pins
I / O Level(2)
Table 5.
Pin descriptions
Alternate functions
Main
function(3)
(after reset)
Default
C12 C10 44
70 103
PA11
I/O FT
PA11
USART1_CTS/CANRX(6)
TIM1_CH4(6)/USBDM
B12 B10 45
71 104
PA12
I/O FT
PA12
USART1_RTS/USBDP/
CANTX(6)/TIM1_ETR(6)
A12 A10 46
C11 F8
73 106
Remap
PA13
Not connected
G9
E6 47
74 107
VSS_2
VSS_2
F9
F6 48
75 108
VDD_2
VDD_2
A11 A9 49
A10 A8 50
77 110
PA15/JTDI
I/O FT
JTDI
PA15/SPI3_NSS/
I2S3_WS
TIM2_CH1_ETR
SPI1_NSS
B11 B9 51
78 111
PC10
I/O FT
PC10
UART4_TX/SDIO_D2
USART3_TX
B10 B8 52
79 112
PC11
I/O FT
PC11
UART4_RX/SDIO_D3
USART3_RX
C10 C8 53
80 113
PC12
I/O FT
PC12
UART5_TX/SDIO_CK
USART3_CK
E10 D8
81 114
PD0
I/O FT
OSC_IN(7)
FSMC_D2(8)
CANRX
FSMC_D3(8)
CANTX
PA14
82 115
PD1
I/O FT
OSC_OUT(7)
E9
B7 54
83 116
PD2
I/O FT
PD2
TIM3_ETR/UART5_RX
SDIO_CMD
D9
C7
84 117
PD3
I/O FT
PD3
FSMC_CLK
USART2_CTS
C9
D7
85 118
PD4
I/O FT
PD4
FSMC_NOE
USART2_RTS
B9
B6
86 119
PD5
I/O FT
PD5
FSMC_NWE
USART2_TX
E7
120
VSS_10
VSS_10
F7
121
VDD_10
VDD_10
A8
C6
87 122
PD6
I/O FT
PD6
FSMC_NWAIT
USART2_RX
A9
D6
88 123
PD7
I/O FT
PD7
FSMC_NE1/
FSMC_NCE2
USART2_CK
E8
124
PG9
I/O FT
PG9
FSMC_NE2/
FSMC_NCE3
D8
125
PG10
I/O FT
PG10
FSMC_NCE4_1/
FSMC_NE3
C8
126
PG11
I/O FT
PG11
FSMC_NCE4_2
B8
127
PG12
I/O FT
PG12
FSMC_NE4
D7
128
PG13
I/O FT
PG13
FSMC_A24
C7
129
PG14
I/O FT
PG14
FSMC_A25
E6
130
VSS_11
D10 E8
VSS_11
33/115
Pin descriptions
BGA100
LQFP64
LQFP100
LQFP144
Main
function(3)
(after reset)
BGA144
Type(1)
Pins
I / O Level(2)
Table 5.
F6
131
VDD_11
VDD_11
B7
132
PG15
I/O
PG15
Pin name
Default
Remap
A7
A7 55
89 133
PB3/JTDO
I/O FT
JTDO
PB3/TRACESWO
JTDO
SPI3_SCK/I2S3_CK/
TIM2_CH2 /
SPI1_SCK
A6
A6 56
90 134
PB4/JNTRST
I/O FT
JNTRST
PB4/SPI3_MISO
TIM3_CH1 /
SPI1_MISO
B6
C5 57
91 135
PB5
I/O
PB5
I2C1_SMBAl/
SPI3_MOSI/I2S3_SD
TIM3_CH2 /
SPI1_MOSI
C6
B5 58
92 136
PB6
I/O FT
PB6
I2C1_SCL(6)/
TIM4_CH1(6)
USART1_TX
PB7
I2C1_SDA(6)/
FSMC_NADV/
TIM4_CH2(6)
USART1_RX
D6
A5 59
93 137
PB7
I/O FT
D5
D5 60
94 138
BOOT0
C5
B4 61
95 139
PB8
I/O FT
PB8
TIM4_CH3(6)/SDIO_D4
I2C1_SCL/
CANRX
B5
A4 62
96 140
PB9
I/O FT
PB9
TIM4_CH4(6)/SDIO_D5
I2C1_SDA /
CANTX
A5
D4
97 141
PE0
I/O FT
PE0
TIM4_ETR
FSMC_NBL0
A4
C4
98 142
PE1
I/O FT
PE1
FSMC_NBL1
E5
E5 63
99 143
VSS_3
VSS_3
F5
F5 64 100 144
VDD_3
VDD_3
BOOT0
34/115
Pin descriptions
Pins
CF
CF/IDE
LQFP100
BGA100(1)
PE2
A23
A23
Yes
PE3
A19
A19
Yes
PE4
A20
A20
Yes
PE5
A21
A21
Yes
PE6
A22
A22
Yes
PF0
A0
A0
A0
PF1
A1
A1
A1
PF2
A2
A2
A2
PF3
A3
A3
PF4
A4
A4
PF5
A5
A5
PF6
NIORD
NIORD
PF7
NREG
NREG
PF8
NIOWR
NIOWR
PF9
CD
CD
PF10
INTR
INTR
PF11
NIOS16
NIOS16
PF12
A6
A6
PF13
A7
A7
PF14
A8
A8
PF15
A9
A9
PG0
A10
A10
A11
PG1
PE7
D4
D4
D4
DA4
D4
Yes
PE8
D5
D5
D5
DA5
D5
Yes
PE9
D6
D6
D6
DA6
D6
Yes
PE10
D7
D7
D7
DA7
D7
Yes
PE11
D8
D8
D8
DA8
D8
Yes
PE12
D9
D9
D9
DA9
D9
Yes
PE13
D10
D10
D10
DA10
D10
Yes
PE14
D11
D11
D11
DA11
D11
Yes
PE15
D12
D12
D12
DA12
D12
Yes
PD8
D13
D13
D13
DA13
D13
Yes
35/115
Pin descriptions
Table 6.
Pins
NOR/PSRAM NOR/PSRAM Mux NAND 16 bit
CF
CF/IDE
PD9
D14
D14
D14
DA14
D14
Yes
PD10
D15
D15
D15
DA15
D15
Yes
PD11
A16
A16
CLE
Yes
PD12
A17
A17
ALE
Yes
PD13
A18
A18
Yes
PD14
D0
D0
D0
DA0
D0
Yes
PD15
D1
D1
D1
DA1
D1
Yes
PG2
A12
PG3
A13
PG4
A14
PG5
A15
PG6
INT2
PG7
INT3
PD0
D2
D2
D2
DA2
D2
Yes
PD1
D3
D3
D3
DA3
D3
Yes
CLK
CLK
PD3
Yes
PD4
NOE
NOE
NOE
NOE
NOE
Yes
PD5
NWE
NWE
NWE
NWE
NWE
Yes
PD6
NWAIT
NWAIT
NWAIT
NWAIT
NWAIT
Yes
PD7
NE1
NE1
NCE2
Yes
PG9
NE2
NE2
NCE3
NE3
NE3
PG10
NCE4_1
NCE4_1
PG11
NCE4_2
NCE4_2
PG12
NE4
NE4
PG13
A24
A24
PG14
A25
A25
Yes
PB7
NADV
NADV
Yes
PE0
NBL0
NBL0
Yes
PE1
NBL1
NBL1
Yes
36/115
LQFP100
BGA100(1)
Memory mapping
Memory mapping
The memory map is shown in Figure 8.
Figure 8.
Memory map
Reserved
FSMC register
0xFFFF FFFF
0xE000 0000
0xDFFF FFFF
512-Mbyte
block 7
Cortex-M3's
internal
peripherals
512-Mbyte
block 6
Not used
0xC000 0000
0xBFFF FFFF
512-Mbyte
block 5
FSMC register
0xA000 0000
0x9FFF FFFF
512-Mbyte
block 4
FSMC bank 3
& bank4
0x8000 0000
0x7FFF FFFF
0x6000 0000
0x5FFF FFFF
Reserved
Flash interface
Reserved
RCC
Reserved
Reserved
ADC3
USART1
TIM8
SPI1
TIM1
ADC2
ADC1
Port G
Port F
Port E
Port D
Port C
Port B
Port A
EXTI
AFIO
Reserved
DAC
PWR
BKP
Reserved
BxCAN
Shared USB/CAN SRAM 512
bytes
USB registers
I2C2
I2C1
0x2000 0000
0x1FFF FFFF
512-Mbyte
block 0
Code
Flash
Reserved
Aliased to Flash, system
memory or SRAM
depending on BOOT pins
512-Mbyte
block 1
SRAM
Option Bytes
System memory
Reserved
Reserved
DMA1
Reserved
SDIO
0x4000 0000
0x3FFF FFFF
CRC
DMA2
512-Mbyte
block 3
FSMC bank1
& bank2
Reserved
512-Mbyte
block 2
Peripherals
0x0000 0000
UART5
UART4
USART3
USART2
Reserved
SPI3/I2
S3
SPI2/I2S2
Reserved
IWDG
WWDG
RTC
Reserved
TIM7
TIM6
TIM5
TIM4
TIM3
TIM2
0x3FFF FFFF
0x2001 0000
0x2000 FFFF
0x2000 0000
0x1FFF F800 - 0x1FFF F80F
0x1FFF F000- 0x1FFF F7FF
0x1FFF EFFF
0x0808 0000
0x0807 FFFF
0x0800 0000
0x07FF FFFF
0x0008 0000
0x0007 FFFF
0x0000 0000
ai14753c
37/115
Electrical characteristics
Electrical characteristics
5.1
Test conditions
Unless otherwise specified, all voltages are referenced to VSS.
5.1.1
5.1.2
Typical values
Unless otherwise specified, typical data are based on TA = 25 C, VDD = 3.3 V (for the
2 V VDD 3.6 V voltage range). They are given only as design guidelines and are not
tested.
Typical ADC accuracy values are determined by characterization of a batch of samples from
a standard diffusion lot over the full temperature range, where 95% of the devices have an
error less than or equal to the value indicated (mean2).
5.1.3
Typical curves
Unless otherwise specified, all typical curves are given only as design guidelines and are
not tested.
5.1.4
Loading capacitor
The loading conditions used for pin parameter measurement are shown in Figure 9.
5.1.5
STM32F103xx pin
C = 50 pF
VIN
ai14141
38/115
STM32F103xx pin
ai14142
5.1.6
Electrical characteristics
Backup circuitry
(OSC32K,RTC,
Wake-up logic
Backup registers)
OUT
GP I/Os
IN
Level shifter
1.8-3.6V
IO
Logic
Kernel logic
(CPU,
Digital
& Memories)
VDD
VDD1/2/.../11
Regulator
11 100 nF
+ 1 4.7 F
VSS1/2/.../11
VDD
VDDA
VREF
10 nF
+ 1 F
10 nF
+ 1 F
VREF+
VREF-
ADC
Analog:
RCs, PLL,
...
VSSA
ai15401
Caution:
5.1.7
IDD_VBAT
VBAT
IDD
VDD
VDDA
ai14126
39/115
Electrical characteristics
5.2
Voltage characteristics
Symbol
Ratings
Min
Max
0.3
4.0
VSS 0.3
+5.5
VSS 0.3
VDD+0.3
VDDVSS
VIN
|VDDx|
|VSSX VSS|
50
50
VESD(HBM)
Unit
mV
see Section 5.3.12:
Absolute maximum ratings
(electrical sensitivity)
1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power
supply, in the permitted range.
2. IINJ(PIN) must never be exceeded (see Table 8: Current characteristics). This is implicitly insured if VIN
maximum is respected. If VIN maximum cannot be respected, the injection current must be limited
externally to the IINJ(PIN) value. A positive injection is induced by VIN > VINmax while a negative injection is
induced by VIN < VSS.
Table 8.
Current characteristics
Symbol
Ratings
Max.
IVDD
150
IVSS
150
25
25
IIO
IINJ(PIN) (2)(3)
IINJ(PIN)
(2)
pins)(4)
Unit
mA
25
1. All main power (VDD, VDDA) and ground (VSS, VSSA) pins must always be connected to the external power
supply, in the permitted range.
2. IINJ(PIN) must never be exceeded. This is implicitly insured if VIN maximum is respected. If VIN maximum
cannot be respected, the injection current must be limited externally to the IINJ(PIN) value. A positive
injection is induced by VIN > VDD while a negative injection is induced by VIN < VSS.
3. Negative injection disturbs the analog performance of the device. See note in Section 5.3.18: 12-bit ADC
characteristics.
4. When several inputs are submitted to a current injection, the maximum IINJ(PIN) is the absolute sum of the
positive and negative injected currents (instantaneous values). These results are based on
characterization with IINJ(PIN) maximum current injection on four I/O port pins of the device.
40/115
Electrical characteristics
Thermal characteristics
Symbol
TSTG
TJ
Ratings
Storage temperature range
Maximum junction temperature
5.3
Operating conditions
5.3.1
Value
Unit
65 to +150
150
Symbol
Parameter
fHCLK
Min
Max
72
fPCLK1
36
fPCLK2
72
3.6
3.6
2.4
3.6
1.8
3.6
VDD
VDDA(1)
VBAT
PD
Conditions
Power dissipation at TA =
85 C for suffix 6 or TA =
105 C for suffix 7(3)
Unit
MHz
LQFP144
666
LQFP100
434
LQFP64
444
LFBGA100
500
LFBGA144
500
40
85
40
105
40
105
40
125
6 suffix version
40
105
7 suffix version
40
125
mW
TA
TJ
(4)
41/115
Electrical characteristics
5.3.2
Symbol
Parameter
tVDD
5.3.3
Conditions
Min
20
Max
Unit
s/V
Symbol
Programmable voltage
detector level selection
VPVD
VPVDhyst
Parameter
(2)
Conditions
Min
Typ
2.1
2.18
2.26
2.08
2.16
2.19
2.28
2.37
2.09
2.18
2.27
2.28
2.38
2.48
2.18
2.28
2.38
2.38
2.48
2.58
2.28
2.38
2.48
2.47
2.58
2.69
2.37
2.48
2.59
2.57
2.68
2.79
2.47
2.58
2.69
2.66
2.78
2.9
2.56
2.68
2.8
2.76
2.88
2.66
2.78
2.9
PVD hysteresis
VPOR/PDR
VPDRhyst(2)
PDR hysteresis
100
Unit
mV
Falling edge
1.8(1) 1.88
1.96
Rising edge
1.84
2.0
1.92
40
1. The product behavior is guaranteed by design down to the minimum VPOR/PDR value.
42/115
Max
2.5
mV
4.5
mS
5.3.4
Electrical characteristics
Conditions
Min
Typ
1.16
1.20
1.26
1.16
1.20
1.24
5.1
17.1(2)
Max
Unit
5.3.5
All I/O pins are in input mode with a static value at VDD or VSS (no load)
The Flash memory access time is adjusted to the fHCLK frequency (0 wait state from 0
to 24 MHz, 1 wait state from 24 to 48 MHz and 2 wait states above)
Prefetch in ON (reminder: this bit must be set before clock setting and bus prescaling)
The parameters given in Table 14, Table 15 and Table 16 are derived from tests performed
under ambient temperature and VDD supply voltage conditions summarized in Table 10.
43/115
Electrical characteristics
Table 14.
Symbol
Parameter
Conditions
Unit
TA = 85 C
TA = 105 C
72 MHz
69
70
48 MHz
50
50.5
36 MHz
39
39.5
24 MHz
27
28
16 MHz
20
20.5
8 MHz
11
11.5
72 MHz
37
37.5
48 MHz
28
28.5
22
22.5
16.5
17
16 MHz
12.5
13
8 MHz
IDD
fHCLK
Supply current in
Run mode
mA
Table 15.
Symbol
Parameter
Conditions
TA = 105 C
72 MHz
66
67
48 MHz
43.5
45.5
36 MHz
33
35
24 MHz
23
24.5
16 MHz
16
18
8 MHz
10.5
72 MHz
33
33.5
48 MHz
23
23.5
18
18.5
13
13.5
16 MHz
10
10.5
8 MHz
6.5
all
External clock
peripherals enabled
Supply current
in Run mode
Unit
TA = 85 C
(2),
IDD
fHCLK
1. Data based on characterization results, tested in production at VDD max, fHCLK max.
2. External clock is 8 MHz and PLL is on when fHCLK > 8 MHz.
44/115
mA
Electrical characteristics
Figure 13. Typical current consumption in Run mode versus frequency (at 3.6 V) code with data processing running from RAM, peripherals enabled
70
8 MHz
16 MHz
24 MHz
36 MHz
48 MHz
72 MHz
60
Consumption (mA)
50
40
30
20
10
0
-45
25
70
85
105
Temperature (C)
Figure 14. Typical current consumption in Run mode versus frequency (at 3.6 V) code with data processing running from RAM, peripherals disabled
35
8 MHz
16 MHz
24 MHz
36 MHz
48 MHz
72 MHz
30
Consumption (mA)
25
20
15
10
5
0
-45
25
70
85
105
Temperature (C)
45/115
Electrical characteristics
Table 16.
Symbol
Parameter
Conditions
IDD
Supply current
in Sleep mode
fHCLK
Unit
TA = 85 C
TA = 105 C
72 MHz
66
67
48 MHz
43.5
45.5
36 MHz
33
35
24 MHz
23
24.5
16 MHz
16
18
8 MHz
10.5
72 MHz
33
33.5
48 MHz
23
23.5
36 MHz
18
18.5
24 MHz
13
13.5
16 MHz
10
10.5
8 MHz
6.5
mA
46/115
Electrical characteristics
Symbol
Parameter
Conditions
VDD/VBAT VDD/VBAT TA =
= 2.4 V
= 3.3 V 85 C
IDD
Backup domain
supply current
Max
TA =
105 C
34.5
35
379
1130
24.5
25
365
1110
3.8
2.8
3.6
1.9
2.1
5(2)
6.5(2)
1.1
1.4
2(2)
2.3(2)
Unit
Figure 15. Current consumption in Stop mode with regulator in run mode versus
temperature at different VDD values
700
600
Consumption (A)
500
400
300
200
2.4V
2.7V
3.0V
3.3V
3.6V
100
0
-45
25
70
85
105
Temperature (C)
47/115
Electrical characteristics
Figure 16. Current consumption in Stop mode with regulator in low-power mode
versus temperature at different VDD values
700
600
Consumption (A)
500
400
300
200
2.4V
2.7V
3.0V
3.3V
3.6V
100
0
-45
25
70
85
105
Temperature (C)
Consumption (A)
3.5
3
2.5
2
1.5
2.4V
2.7V
3.0V
3.3V
3.6V
1
0.5
0
-45
25
70
Temperature (C)
48/115
85
105
Electrical characteristics
All I/O pins are in input mode with a static value at VDD or VSS (no load).
The Flash access time is adjusted to fHCLK frequency (0 wait state from 0 to 24 MHz, 1
wait state from 24 to 48 MHZ and 2 wait states above).
Ambient temperature and VDD supply voltage conditions summarized in Table 10.
Prefetch is ON (Reminder: this bit must be set before clock setting and bus prescaling)
When the peripherals are enabled fPCLK1 = fHCLK/4, fPCLK2 = fHCLK/2, fADCCLK = fPCLK2/4
Table 18.
Symbol
Parameter
Conditions
(3)
External clock
IDD
Supply
current in
Run mode
Running on high
speed internal RC
(HSI), AHB
prescaler used to
reduce the
frequency
fHCLK
72 MHz
51
30.5
48 MHz
34.6
20.7
36 MHz
26.6
16.2
24 MHz
18.5
11.4
16 MHz
12.8
8.2
8 MHz
7.2
4 MHz
4.2
3.1
2 MHz
2.7
2.1
1 MHz
1.7
500 kHz
1.6
1.4
125 kHz
1.3
1.2
64 MHz
45
27
48 MHz
34
20.1
36 MHz
26
15.6
24 MHz
17.9
10.8
16 MHz
12.2
7.6
8 MHz
6.6
4.4
4 MHz
3.6
2.5
2 MHz
2.1
1.5
1 MHz
1.4
1.1
500 kHz
0.8
125 kHz
0.7
0.6
Unit
mA
mA
49/115
Electrical characteristics
Table 19.
Symbol Parameter
Conditions
Supply
current in
Sleep mode
72 MHz
29.5
6.4
48 MHz
20
4.6
36 MHz
15.1
3.6
24 MHz
10.4
2.6
16 MHz
7.2
8 MHz
3.9
1.3
4 MHz
2.6
1.2
2 MHz
1.85
1.15
1 MHz
1.5
1.1
500 kHz
1.3
1.05
125 kHz
1.2
1.05
64 MHz
25.6
5.1
48 MHz
19.4
36 MHz
14.5
24 MHz
Running on high
16 MHz
speed internal RC
(HSI), AHB prescaler 8 MHz
used to reduce the
4 MHz
frequency
2 MHz
9.8
6.6
1.4
3.3
0.7
0.6
1.25
0.55
1 MHz
0.9
0.5
500 kHz
0.7
0.45
125 kHz
0.6
0.45
External clock
IDD
fHCLK
(3)
mA
50/115
Unit
Electrical characteristics
all I/O pins are in input mode with a static value at VDD or VSS (no load)
Table 20.
APB1
Typical consumption at 25 C
TIM2
1.2
TIM3
1.2
TIM4
1.2
TIM5
1.2
TIM6
0.4
TIM7
0.4
SPI2
0.2
SPI3
0.2
USART2
0.4
USART3
0.4
UART4
0.5
UART5
0.6
I2C1
0.4
I2C2
0.4
USB
0.65
CAN
0.72
DAC
0.72
Unit
mA
51/115
Electrical characteristics
Table 20.
Typical consumption at 25 C
GPIOA
0.55
GPIOB
0.72
GPIOC
0.72
GPIOD
0.55
GPIOE
GPIOF
0.72
GPIOG
APB2
ADC1
Unit
mA
(2)
1.9
ADC2
1.7
TIM1
1.8
SPI1
0.4
TIM8
1.7
USART1
0.9
ADC3
1.7
1. fHCLK = 72 MHz, fAPB1 = fHCLK/2, fAPB2 = fHCLK, default prescaler value for each peripheral.
2. Specific conditions for ADC: fHCLK = 56 MHz, fAPB1 = fHCLK/2, fAPB2 = fHCLK, fADCCLK = fAPB2/4, ADON bit
in the ADC_CR2 register is set to 1.
5.3.6
Conditions
Min
Typ
Max
Unit
25
MHz
fHSE_ext
VHSEH
0.7VDD
VDD
VHSEL
VSS
0.3VDD
tw(HSE)
tw(HSE)
16
tr(HSE)
tf(HSE)
IL
ns
52/115
5
VSS VIN VDD
Electrical characteristics
Symbol
Parameter
Conditions
Min
fLSE_ext
VLSEH
VLSEL
VSS
tw(LSE)
tw(LSE)
450
Typ
Max
Unit
32.768
1000
kHz
0.7VDD
VDD
V
tr(LSE)
tf(LSE)
IL
0.3VDD
ns
OSC32_IN rise or fall
time(1)
5
VSS VIN VDD
VHSEH
90%
VHSEL
10%
tr(HSE)
tf(HSE)
tW(HSE)
tW(HSE)
THSE
EXTER NAL
CLOCK SOURC E
fHSE_ext
OSC _IN
IL
STM32F103xx
ai14143
53/115
Electrical characteristics
VLSEH
90%
VLSEL
10%
tr(LSE)
tf(LSE)
tW(LSE)
OSC32_IN
IL
tW(LSE)
TLSE
EXTER NAL
CLOCK SOURC E
fLSE_ext
STM32F103xx
ai14144b
Min
Typ
Max
Unit
16
MHz
Oscillator frequency
Feedback resistor
Recommended load capacitance
versus equivalent serial
resistance of the crystal (RS)(4)
i2
gm
Oscillator transconductance
tSU(HSE)(5)
Conditions
Startup time
RS = 30
200
30
pF
1
25
VDD is stabilized
mA
mA/V
ms
54/115
Electrical characteristics
OSC_IN
8 MH z
resonator
CL2
REXT(1)
RF
Bias
controlled
gain
STM32F103xx
OSC_OU T
ai14145
1. REXT value depends on the crystal characteristics. Typical value is in the range of 5 to 6RS.
For CL1 and CL2 it is recommended to use high-quality ceramic capacitors in the 5 pF to
15 pF range selected to match the requirements of the crystal or resonator. CL1 and CL2, are
usually the same size. The crystal manufacturer typically specifies a load capacitance which
is the series combination of CL1 and CL2.
Load capacitance CL has the following formula: CL = CL1 x CL2 / (CL1 + CL2) + Cstray where
Cstray is the pin capacitance and board or trace PCB-related capacitance. Typically, it is
between 2 pF and 7 pF.
Caution:
To avoid exceeding the maximum value of CL1 and CL2 (15 pF) it is strongly recommended
to use a resonator with a load capacitance CL 7 pF. Never use a resonator with a load
capacitance of 12.5 pF.
Example: if you choose a resonator with a load capacitance of CL = 6 pF, and Cstray = 2 pF,
then CL1 = CL2 = 8 pF.
Table 24.
Symbol
Parameter
Conditions
Min
Feedback resistor
RF
CL1
CL2(2)
I2
Max
Unit
M
RS = 30 k
15
pF
1.4
Oscillator Transconductance
(4)
Typ
5
gm
tSU(LSE)
startup time
5
VDD is stabilized
A/V
3
tSU(LSE) is the startup time measured from the moment it is enabled (by software) to a stabilized 32.768
kHz oscillation is reached. This value is measured for a standard crystal resonator and it can vary
significantly with the crystal manufacturer
55/115
Electrical characteristics
OSC32_IN
32.768 kH z
resonator
RF
Bias
controlled
gain
STM32F103xx
OSC32_OU T
CL2
ai14146
5.3.7
Table 25.
Symbol
fHSI
Parameter
Conditions
Min
Frequency
Typ
Max
IDD(HSI)
MHz
TA = 40 to 105 C
1
TA = 25C
Unit
1
80
100
Symbol
fLSI(2)
Parameter
Frequency
tsu(LSI)(3)
IDD(LSI)(3)
56/115
Min
Typ
Max
Unit
30
40
60
kHz
85
1.2
0.65
Electrical characteristics
Sleep mode: the clock source is the clock that was set before entering Sleep mode.
All timings are derived from tests performed under ambient temperature and VDD supply
voltage conditions summarized in Table 10.
Table 27.
Symbol
Typ
Unit
1.8
3.6
5.4
50
tWUSTOP(1)
Conditions
1. The wakeup times are measured from the wakeup event to the point in which the user application code
reads the first instruction.
5.3.8
PLL characteristics
The parameters given in Table 28 are derived from tests performed under ambient
temperature and VDD supply voltage conditions summarized in Table 10.
Table 28.
PLL characteristics
Value
Symbol
Parameter
Unit
Min
Typ
Max(1)
8.0
25
MHz
40
60
fPLL_OUT
16
72
MHz
tLOCK
200
fPLL_IN
57/115
Electrical characteristics
5.3.9
Memory characteristics
Flash memory
The characteristics are given at TA = 40 to 105 C unless otherwise specified.
Table 29.
Symbol
tprog
tERASE
tME
IDD
Vprog
Typ
Max(1)
Unit
40
52.5
70
TA = 40 to +105 C
20
40
ms
TA = 40 to +105 C
20
40
ms
Read mode
fHCLK = 72 MHz with 2 wait
states, VDD = 3.3 V
28
mA
Write mode
fHCLK = 72 MHz, VDD = 3.3 V
mA
Erase mode
fHCLK = 72 MHz, VDD = 3.3 V
mA
50
3.6
Parameter
Conditions
Supply current
Programming voltage
Table 30.
Symbol
NEND
tRET
Parameter
Endurance
Conditions
Min(1)
10
1 kcycle(2) at TA = 85 C
30
(2)
at TA = 105 C
kcycles(2)
at TA = 55 C
10
Unit
Typ
Max
kcycles
Years
20
5.3.10
FSMC characteristics
Asynchronous waveforms and timings
Figure 22 through Figure 25 respresent asynchronous waveforms and Table 31 through
Table 34 provide the corresponding timings. The results shown in these tables are obtained
with the following FSMC configuration:
58/115
AddressSetupTime = 0
AddressHoldTime = 1
DataSetupTime = 1
AccessMode = FSMC_AccessMode_D
Electrical characteristics
FSMC_NE
tv(NOE_NE)
t w(NOE)
t h(NE_NOE)
FSMC_NOE
FSMC_NWE
tv(A_NE)
FSMC_A[25:0]
t h(A_NOE)
Address
tv(BL_NE)
t h(BL_NOE)
FSMC_NBL[1:0]
t h(Data_NE)
t su(Data_NOE)
th(Data_NOE)
t su(Data_NE)
Data
FSMC_D[15:0]
t v(NADV_NE)
tw(NADV)
FSMC_NADV(1)
ai14991B
Table 31.
Symbol
Parameter
Min
Max
Unit
tw(NE)
5THCLK 1.5
5THCLK + 2
ns
tv(NOE_NE)
0.5
1.5
ns
tw(NOE)
5THCLK 1.5
5THCLK + 1.5
ns
th(NE_NOE)
tv(A_NE)
th(A_NOE)
tv(BL_NE)
th(BL_NOE)
2.5
ns
tsu(Data_NE)
2THCLK + 25
ns
2THCLK + 25
ns
th(Data_NOE)
ns
th(Data_NE)
ns
tv(NADV_NE)
ns
tw(NADV)
2THCLK + 1.5
ns
ns
7
2.5
ns
ns
ns
59/115
Electrical characteristics
FSMC_NEx
FSMC_NOE
tv(NWE_NE)
tw(NWE)
t h(NE_NWE)
FSMC_NWE
tv(A_NE)
FSMC_A[25:0]
th(A_NWE)
Address
tv(BL_NE)
FSMC_NBL[1:0]
th(BL_NWE)
NBL
tv(Data_NE)
th(Data_NWE)
Data
FSMC_D[15:0]
t v(NADV_NE)
tw(NADV)
FSMC_NADV(1)
ai14990
Table 32.
Symbol
Parameter
Max
Unit
tw(NE)
3THCLK 1
3THCLK + 2
ns
tv(NWE_NE)
THCLK 0.5
THCLK + 1.5
ns
tw(NWE)
THCLK 0.5
THCLK + 1.5
ns
th(NE_NWE)
THCLK
tv(A_NE)
th(A_NWE)
tv(BL_NE)
th(BL_NWE)
tv(Data_NE)
th(Data_NWE)
tv(NADV_NE)
5.5
ns
tw(NADV)
THCLK + 1.5
ns
60/115
Min
ns
7.5
THCLK + 2
ns
ns
1.5
THCLK 0.5
ns
ns
THCLK + 7
7THCLK + 3
ns
ns
Electrical characteristics
FSMC_NE
tv(NOE_NE)
t h(NE_NOE)
FSMC_NOE
t w(NOE)
FSMC_NWE
tv(A_NE)
FSMC_A[25:16]
t h(A_NOE)
Address
tv(BL_NE)
th(BL_NOE)
FSMC_NBL[1:0]
NBL
th(Data_NE)
tsu(Data_NE)
t v(A_NE)
tsu(Data_NOE)
Address
FSMC_AD[15:0]
t v(NADV_NE)
th(Data_NOE)
Data
th(AD_NADV)
tw(NADV)
FSMC_NADV
ai14892b
Table 33.
Symbol
Parameter
Min
Max
7THCLK + 2
Unit
tw(NE)
7THCLK 2
tv(NOE_NE)
ns
tw(NOE)
4THCLK 1
ns
th(NE_NOE)
tv(A_NE)
tv(NADV_NE)
tw(NADV)
4THCLK + 2
ns
ns
0
ns
ns
THCLK 1.5
THCLK + 1.5
ns
th(AD_NADV)
THCLK + 3
ns
th(A_NOE)
THCLK + 3
ns
th(BL_NOE)
ns
tv(BL_NE)
tsu(Data_NE)
2THCLK + 24
ns
2THCLK + 25
ns
th(Data_NE)
ns
th(Data_NOE)
ns
ns
61/115
Electrical characteristics
FSMC_NEx
FSMC_NOE
tv(NWE_NE)
tw(NWE)
t h(NE_NWE)
FSMC_NWE
tv(A_NE)
FSMC_A[25:16]
th(A_NWE)
Address
tv(BL_NE)
th(BL_NWE)
FSMC_NBL[1:0]
NBL
t v(A_NE)
t v(Data_NADV)
Address
FSMC_AD[15:0]
t v(NADV_NE)
th(Data_NWE)
Data
th(AD_NADV)
tw(NADV)
FSMC_NADV
ai14891B
Table 34.
Symbol
Parameter
Min
Unit
tw(NE)
5THCLK 1
5THCLK + 2
ns
tv(NWE_NE)
2THCLK
2THCLK + 1
ns
tw(NWE)
2THCLK 1
2THCLK + 2
ns
th(NE_NWE)
THCLK 1
tv(A_NE)
tv(NADV_NE)
tw(NADV)
ns
7
ns
ns
2THCLK 1
2THCLK + 1.5 ns
th(AD_NADV)
THCLK 3
ns
th(A_NWE)
4THCLK + 2.5
ns
tv(BL_NE)
th(BL_NWE)
1.6
THCLK 1.5
62/115
Max
ns
THCLK + 1.5
THCLK 5
ns
ns
ns
Electrical characteristics
BurstAccessMode = FSMC_BurstAccessMode_Enable;
MemoryType = FSMC_MemoryType_CRAM;
WriteBurst = FSMC_WriteBurst_Enable;
tw(CLK)
tw(CLK)
FSMC_CLK
Data latency = 1
td(CLKL-NExL)
td(CLKH-NExH)
FSMC_NEx
td(CLKL-NADVL)
td(CLKL-NADVH)
FSMC_NADV
td(CLKL-AV)
td(CLKH-AIV)
FSMC_A[25:16]
td(CLKL-NOEL)
td(CLKH-NOEH)
FSMC_NOE
td(CLKL-ADIV)
tsu(ADV-CLKH)
td(CLKL-ADV)
FSMC_AD[15:0]
AD[15:0]
th(CLKH-ADV)
tsu(ADV-CLKH)
D1
tsu(NWAITV-CLKH)
th(CLKH-ADV)
D2
th(CLKH-NWAITV)
FSMC_NWAIT
(WAITCFG = 1b, WAITPOL + 0b)
tsu(NWAITV-CLKH)
th(CLKH-NWAITV)
FSMC_NWAIT
(WAITCFG = 0b, WAITPOL + 0b)
tsu(NWAITV-CLKH)
th(CLKH-NWAITV)
ai14893d
63/115
Electrical characteristics
Table 35.
Symbol
Parameter
Max
Unit
tw(CLK)
FSMC_CLK period
td(CLKL-NExL)
td(CLKH-NExH)
td(CLKL-NADVL)
td(CLKL-NADVH)
td(CLKL-AV)
td(CLKH-AIV)
td(CLKL-NOEL)
td(CLKH-NOEH)
td(CLKL-ADV)
td(CLKL-ADIV)
ns
tsu(ADV-CLKH)
ns
th(CLKH-ADV)
THCLK 10
ns
ns
ns
64/115
Min
27.7
ns
1.5
THCLK + 2
ns
ns
4
5
ns
ns
ns
ns
THCLK +1
THCLK + 0.5
ns
ns
12
ns
Electrical characteristics
tw(CLK)
tw(CLK)
FSMC_CLK
Data latency = 1
td(CLKL-NExL)
td(CLKH-NExH)
FSMC_NEx
td(CLKL-NADVL)
td(CLKL-NADVH)
FSMC_NADV
td(CLKL-AV)
td(CLKH-AIV)
FSMC_A[25:16]
td(CLKL-NWEL)
td(CLKH-NWEH)
FSMC_NWE
td(CLKL-ADIV)
tv(Data-CLK)
td(CLKL-ADV)
FSMC_AD[15:0]
th(CLKL-ADV)
AD[15:0]
th(CLKL-ADV)
D1
D2
FSMC_NWAIT
(WAITCFG = 0b, WAITPOL + 0b)
tsu(NWAITV-CLKH)
th(CLKH-NWAITV)
td(CLKL-NBLH)
FSMC_NBL
ai14992c
65/115
Electrical characteristics
Table 36.
Symbol
Parameter
Max
Unit
tw(CLK)
FSMC_CLK period
td(CLKL-NExL)
td(CLKH-NExH)
td(CLKL-NADVL)
td(CLKL-NADVH)
td(CLKL-AV)
td(CLKH-AIV)
td(CLKL-NWEL)
td(CLKH-NWEH)
td(CLKL-ADV)
td(CLKL-ADIV)
ns
th(CLKL-ADV)
4ns
ns
tv(Data-CLK)
ns
tsu(NWAITV-CLKH)
ns
th(CLKH-NWAITV)
ns
td(CLKL-NBLH)
ns
66/115
Min
27.7
ns
2
THCLK + 2
ns
ns
4
5
ns
ns
0
TCK + 2
ns
ns
1
THCLK +1
ns
ns
12
ns
Electrical characteristics
tw(CLK)
tw(CLK)
FSMC_CLK
td(CLKL-NExL)
td(CLKH-NExH)
Data latency = 1
FSMC_NEx
td(CLKL-NADVL)
td(CLKL-NADVH)
FSMC_NADV
td(CLKH-AIV)
td(CLKL-AV)
FSMC_A[25:0]
td(CLKL-NOEL)
td(CLKH-NOEH)
FSMC_NOE
tsu(DV-CLKH)
th(CLKH-DV)
tsu(DV-CLKH)
th(CLKH-DV)
D1
FSMC_D[15:0]
tsu(NWAITV-CLKH)
D2
th(CLKH-NWAITV)
FSMC_NWAIT
(WAITCFG = 1b, WAITPOL + 0b)
tsu(NWAITV-CLKH)
th(CLKH-NWAITV)
FSMC_NWAIT
(WAITCFG = 0b, WAITPOL + 0b)
tsu(NWAITV-CLKH)
th(CLKH-NWAITV)
ai14894d
Table 37.
Symbol
Parameter
Min
Max
tw(CLK)
FSMC_CLK period
td(CLKL-NExL)
td(CLKH-NExH)
td(CLKL-NADVL)
td(CLKL-NADVH)
td(CLKL-AV)
td(CLKH-AIV)
td(CLKL-NOEL)
td(CLKH-NOEH)
tsu(DV-CLKH)
ns
th(CLKH-DV)
ns
ns
th(CLKH-NWAITV)
ns
27.7
Unit
ns
1.5
THCLK + 2
ns
ns
4
5
ns
ns
ns
ns
THCLK + 1.5 ns
THCLK + 1.5
ns
67/115
Electrical characteristics
tw(CLK)
tw(CLK)
FSMC_CLK
td(CLKL-NExL)
td(CLKH-NExH)
Data latency = 1
FSMC_NEx
td(CLKL-NADVL)
td(CLKL-NADVH)
FSMC_NADV
td(CLKL-AV)
td(CLKH-AIV)
FSMC_A[25:0]
td(CLKL-NWEL)
td(CLKH-NWEH)
FSMC_NWE
tv(Data-CLK)
th(CLKL-DV)
FSMC_D[15:0]
D1
D2
FSMC_NWAIT
(WAITCFG = 0b, WAITPOL + 0b)
tsu(NWAITV-CLKH)
td(CLKL-NBLH)
th(CLKH-NWAITV)
FSMC_NBL
ai14993d
Table 38.
Symbol
Parameter
Max
FSMC_CLK period
td(CLKL-NExL)
td(CLKH-NExH)
td(CLKL-NADVL)
td(CLKL-NADVH)
td(CLKL-AV)
td(CLKH-AIV)
td(CLKL-NWEL)
td(CLKH-NWEH)
THCLK + 1
ns
th(CLKL-DV)
8TCK
ns
tv(Data-CLK)
ns
tsu(NWAITV-CLKH)
ns
th(CLKH-NWAITV)
ns
td(CLKL-NBLH)
ns
27.7
Unit
tw(CLK)
68/115
Min
ns
2
THCLK + 2
ns
ns
4
5
ns
ns
0
TCK + 2
ns
ns
ns
Electrical characteristics
COM.FSMC_SetupTime = 0x04;
COM.FSMC_WaitSetupTime = 0x07;
COM.FSMC_HoldSetupTime = 0x04;
COM.FSMC_HiZSetupTime = 0x00;
ATT.FSMC_SetupTime = 0x04;
ATT.FSMC_WaitSetupTime = 0x07;
ATT.FSMC_HoldSetupTime = 0x04;
ATT.FSMC_HiZSetupTime = 0x00;
IO.FSMC_SetupTime = 0x04;
IO.FSMC_WaitSetupTime = 0x07;
IO.FSMC_HoldSetupTime = 0x04;
IO.FSMC_HiZSetupTime = 0x00;
TCLRSetupTime = 0;
TARSetupTime = 0;
tv(NCEx-A)
FSMC_A[10:0]
th(NCEx-NREG)
th(NCEx-NIORD)
th(NCEx-NIOWR)
td(NREG-NCEx)
td(NIORD-NCEx)
FSMC_NREG
FSMC_NIOWR
FSMC_NIORD
FSMC_NWE
td(NCE4_1-NOE)
tw(NOE)
FSMC_NOE
tsu(D-NOE)
th(NOE-D)
FSMC_D[15:0]
ai14895b
69/115
Electrical characteristics
FSMC_NCE4_2
High
tv(NCE4_1-A)
th(NCE4_1-AI)
FSMC_A[10:0]
th(NCE4_1-NREG)
th(NCE4_1-NIORD)
th(NCE4_1-NIOWR)
td(NREG-NCE4_1)
td(NIORD-NCE4_1)
FSMC_NREG
FSMC_NIOWR
FSMC_NIORD
td(NCE4_1-NWE)
tw(NWE)
td(NWE-NCE4_1)
FSMC_NWE
FSMC_NOE
MEMxHIZ =1
td(D-NWE)
tv(NWE-D)
th(NWE-D)
FSMC_D[15:0]
ai14896b
70/115
Electrical characteristics
th(NCE4_1-AI)
High
FSMC_A[10:0]
FSMC_NIOWR
FSMC_NIORD
td(NREG-NCE4_1)
th(NCE4_1-NREG)
FSMC_NREG
FSMC_NWE
td(NCE4_1-NOE)
tw(NOE)
td(NOE-NCE4_1)
FSMC_NOE
tsu(D-NOE)
th(NOE-D)
FSMC_D[15:0](1)
ai14897b
1. Only data bits 0...7 are read (bits 8...15 are disregarded).
71/115
Electrical characteristics
FSMC_NCE4_2
High
tv(NCE4_1-A)
th(NCE4_1-AI)
FSMC_A[10:0]
FSMC_NIOWR
FSMC_NIORD
td(NREG-NCE4_1)
th(NCE4_1-NREG)
FSMC_NREG
td(NCE4_1-NWE)
tw(NWE)
FSMC_NWE
td(NWE-NCE4_1)
FSMC_NOE
tv(NWE-D)
FSMC_D[7:0](1)
ai14898b
1. Only data bits 0...7 are driven (bits 8...15 remains HiZ).
Figure 34. PC Card/CompactFlash controller waveforms for I/O space read access
FSMC_NCE4_1
FSMC_NCE4_2
th(NCE4_1-AI)
tv(NCEx-A)
FSMC_A[10:0]
FSMC_NREG
FSMC_NWE
FSMC_NOE
FSMC_NIOWR
tw(NIORD)
td(NIORD-NCE4_1)
FSMC_NIORD
tsu(D-NIORD)
td(NIORD-D)
FSMC_D[15:0]
ai14899B
72/115
Electrical characteristics
Figure 35. PC Card/CompactFlash controller waveforms for I/O space write access
FSMC_NCE4_1
FSMC_NCE4_2
tv(NCEx-A)
th(NCE4_1-AI)
FSMC_A[10:0]
FSMC_NREG
FSMC_NWE
FSMC_NOE
FSMC_NIORD
td(NCE4_1-NIOWR)
tw(NIOWR)
FSMC_NIOWR
ATTxHIZ =1
tv(NIOWR-D)
th(NIOWR-D)
FSMC_D[15:0]
ai14900b
Table 39.
Symbol
Parameter
Min
tv(NCEx-A)
tv(NCE4_1-A)
th(NCEx-AI)
th(NCE4_1-AI)
td(NREG-NCEx)
td(NREG-NCE4_1)
th(NCEx-NREG)
th(NCE4_1-NREG)
td(NCE4_1-NOE)
tw(NOE)
Max
0
2.5
Unit
ns
ns
ns
ns
5THCLK + 2
ns
ns
td(NOE-NCE4_1
5THCLK + 2
ns
tsu(D-NOE)
25
ns
th(NOE-D)
15
ns
tw(NWE)
8THCLK 1
td(NWE-NCE4_1)
5THCLK + 2
td(NCE4_1-NWE)
5THCLK + 1.5
ns
tv(NWE-D)
ns
th(NWE-D)
11THCLK
ns
td(D-NWE)
13THCLK
ns
8THCLK + 2
ns
ns
73/115
Electrical characteristics
Table 39.
Symbol
Parameter
tw(NIOWR)
tv(NIOWR-D)
th(NIOWR-D)
Min
8THCLK + 3
11THCLK
ns
ns
5THCLK+3ns
5THCLK 5
td(NIORD-NCEx)
FSMC_NCEx low to FSMC_NIORD valid FSMC_NCE4_1
td(NIORD-NCE4_1) low to FSMC_NIORD valid
Unit
ns
5THCLK +1
Max
ns
ns
5THCLK + 2.5
ns
th(NCEx-NIORD)
FSMC_NCEx high to FSMC_NIORD invalid
th(NCE4_1-NIORD) FSMC_NCE4_1 high to FSMC_NIORD invalid
5THCLK 5
ns
tsu(D-NIORD)
4.5
ns
td(NIORD-D)
ns
tw(NIORD)
8THCLK + 2
ns
74/115
COM.FSMC_SetupTime = 0x01;
COM.FSMC_WaitSetupTime = 0x03;
COM.FSMC_HoldSetupTime = 0x02;
COM.FSMC_HiZSetupTime = 0x01;
ATT.FSMC_SetupTime = 0x01;
ATT.FSMC_WaitSetupTime = 0x03;
ATT.FSMC_HoldSetupTime = 0x02;
ATT.FSMC_HiZSetupTime = 0x01;
Bank = FSMC_Bank_NAND;
MemoryDataWidth = FSMC_MemoryDataWidth_16b;
ECC = FSMC_ECC_Enable;
ECCPageSize = FSMC_ECCPageSize_512Bytes;
TCLRSetupTime = 0;
TARSetupTime = 0;
Electrical characteristics
Low
ALE (FSMC_A17)
CLE (FSMC_A16)
FSMC_NWE
td(ALE-NOE)
th(NOE-ALE)
FSMC_NOE (NRE)
tsu(D-NOE)
th(NOE-D)
FSMC_D[15:0]
ai14901b
Low
ALE (FSMC_A17)
CLE (FSMC_A16)
td(ALE-NWE)
th(NWE-ALE)
FSMC_NWE
FSMC_NOE (NRE)
tv(NWE-D)
th(NWE-D)
FSMC_D[15:0]
ai14902b
Figure 38. NAND controller waveforms for common memory read access
FSMC_NCEx
Low
ALE (FSMC_A17)
CLE (FSMC_A16)
td(ALE-NOE)
th(NOE-ALE)
FSMC_NWE
tw(NOE)
FSMC_NOE
tsu(D-NOE)
th(NOE-D)
FSMC_D[15:0]
ai14912b
75/115
Electrical characteristics
Figure 39. NAND controller waveforms for common memory write access
FSMC_NCEx
Low
ALE (FSMC_A17)
CLE (FSMC_A16)
td(ALE-NOE)
tw(NWE)
th(NOE-ALE)
FSMC_NWE
FSMC_NOE
td(D-NWE)
tv(NWE-D)
th(NWE-D)
FSMC_D[15:0]
ai14913b
Table 40.
Symbol
td(D-NWE)(2)
Parameter
Min
Unit
6THCLK + 12
ns
ns
tsu(D-NOE)(2)
25
ns
th(NOE-D)(2)
ns
tw(NOE)
(2)
tw(NWE)
(2)
tv(NWE-D)(2)
th(NWE-D)(2)
td(ALE-NWE)(3)
th(NWE-ALE)(3)
4THCLK 1
th(NOE-ALE)(3)
4THCLK + 2.5
ns
ns
10THCLK + 4
ns
3THCLK + 1.5
3THCLK + 4.5
76/115
Max
ns
3THCLK + 2
3THCLK + 4.5
ns
ns
ns
5.3.11
Electrical characteristics
EMC characteristics
Susceptibility tests are performed on a sample basis during device characterization.
Electrostatic discharge (ESD) (positive and negative) is applied to all device pins until
a functional disturbance occurs. This test is compliant with the IEC 1000-4-2 standard.
FTB: A Burst of Fast Transient voltage (positive and negative) is applied to VDD and
VSS through a 100 pF capacitor, until a functional disturbance occurs. This test is
compliant with the IEC 1000-4-4 standard.
EMS characteristics
Symbol
Parameter
Conditions
Level/
Class
VFESD
2B
VEFTB
4A
Unexpected reset
Prequalification trials
Most of the common failures (unexpected reset and program counter corruption) can be
reproduced by manually forcing a low state on the NRST pin or the Oscillator pins for 1
second.
To complete these trials, ESD stress can be applied directly on the device, over the range of
specification values. When unexpected behavior is detected, the software can be hardened
to prevent unrecoverable errors occurring (see application note AN1015).
77/115
Electrical characteristics
SEMI
5.3.12
EMI characteristics
Parameter
Peak level
Conditions
Monitored
frequency band
Unit
8/48 MHz 8/72 MHz
0.1 to 30 MHz
VDD = 3.3 V, TA = 25 C,
30 to 130 MHz
LQFP144 package
compliant with SAE J
130 MHz to 1GHz
1752/3
SAE EMI Level
12
31
21
28
33
dBV
Symbol
Ratings
Conditions
VESD(HBM)
Electrostatic discharge
TA = +25 C, conforming
2
voltage (human body model) to JESD22-A114
2000
VESD(CDM)
Electrostatic discharge
TA = +25 C, conforming
II
voltage (charge device model) to JESD22-C101
500
Static latch-up
Two complementary static tests are required on six parts to assess the latch-up
performance:
A current injection is applied to each input, output and configurable I/O pin
78/115
Electrical sensitivities
Parameter
Static latch-up class
Conditions
TA = +105 C conforming to JESD78A
Class
II level A
5.3.13
Electrical characteristics
Symbol
VIL
VIH
Parameter
Conditions
VIH
Ilkg
Max
0.5
0.8
VDD+0.5
5.5V
0.5
0.35 VDD
0.65 VDD
VDD+0.5
CMOS ports
Standard IO Schmitt trigger
voltage hysteresis(2)
Vhys
Typ
Unit
V
TTL ports
Min
200
mV
5% VDD(3)
mV
1
A
VIN= 5 V
I/O FT
RPU
VIN = VSS
30
40
50
RPD
VIN = VDD
30
40
50
CIO
pF
1. FT = Five-volt tolerant.
2. Hysteresis voltage between Schmitt trigger switching levels. Based on characterization, not tested in
production.
3. With a minimum of 100 mV.
4. Leakage could be higher than max. if negative current is injected on adjacent pins.
5. Pull-up and pull-down resistors are designed with a true resistance in series with a switchable
PMOS/NMOS. This MOS/NMOS contribution to the series resistance is minimum (~10% order).
All I/Os are CMOS and TTL compliant (no software configuration required), their
characteristics consider the most strict CMOS-technology or TTL parameters:
For VIH:
if VDD is in the [2.00 V - 3.08 V] range: CMOS characteristics but TTL included
if VDD is in the [3.08 V - 3.60 V] range: TTL characteristics but CMOS included
For VIL:
if VDD is in the [2.00 V - 2.28 V] range: TTL characteristics but CMOS included
if VDD is in the [2.28 V - 3.60 V] range: CMOS characteristics but TTL included
79/115
Electrical characteristics
The sum of the currents sourced by all the I/Os on VDD, plus the maximum Run
consumption of the MCU sourced on VDD, cannot exceed the absolute maximum rating
IVDD (see Table 8).
The sum of the currents sunk by all the I/Os on VSS plus the maximum Run
consumption of the MCU sunk on VSS cannot exceed the absolute maximum rating
IVSS (see Table 8).
VOL(1)
VOH(2)
VOL (1)
VOH (2)
VOL(1)(3)
VOH(2)(3)
VOL(1)(3)
VOH(2)(3)
Conditions
TTL port
IIO = +8 mA
2.7 V < VDD < 3.6 V
CMOS port
IIO =+ 8mA
2.7 V < VDD < 3.6 V
IIO = +20 mA
2.7 V < VDD < 3.6 V
IIO = +6 mA
2 V < VDD < 2.7 V
Min
Max
Unit
0.4
V
VDD0.4
0.4
V
2.4
1.3
V
VDD1.3
0.4
V
VDD0.4
1. The IIO current sunk by the device must always respect the absolute maximum rating specified in Table 8
and the sum of IIO (I/O ports and control pins) must not exceed IVSS.
2. The IIO current sourced by the device must always respect the absolute maximum rating specified in
Table 8 and the sum of IIO (I/O ports and control pins) must not exceed IVDD.
3. Based on characterization data, not tested in production.
80/115
Electrical characteristics
Input/output AC characteristics
The definition and values of input/output AC characteristics are given in Figure 40 and
Table 47, respectively.
Unless otherwise specified, the parameters given in Table 47 are derived from tests
performed under ambient temperature and VDD supply voltage conditions summarized in
Table 10.
Table 47.
I/O AC characteristics(1)
MODEx[1:0]
Symbol
bit value(1)
Parameter
Conditions
Min
tf(IO)out
tr(IO)out
tf(IO)out
tr(IO)out
Fmax(IO)out Maximum
11
tf(IO)out
tr(IO)out
tEXTIpw
frequency(2)
Unit
MHz
125(3)
CL = 50 pF, VDD = 2 V to 3.6 V
ns
125(3)
Max
10
MHz
25(3)
CL = 50 pF, VDD = 2 V to 3.6 V
ns
25(3)
50
MHz
30
MHz
20
MHz
5(3)
8(3)
12(3)
5(3)
8(3)
12(3)
10
ns
ns
1. The I/O speed is configured using the MODEx[1:0] bits. Refer to the STM32F10xxx reference manual for a
description of GPIO Port configuration register.
2. The maximum frequency is defined in Figure 40.
3. Guaranteed by design, not tested in production.
81/115
Electrical characteristics
90%
10%
50%
50%
90%
10%
EXT ERNAL
OUTPUT
ON 50pF
tr(I O)out
tr(I O)out
T
Maximum frequency is achieved if (tr + tf) 2/3)T and if the duty cycle is (45-55%)
when loaded by 50pF
ai14131
5.3.14
Conditions
Vhys(NRST)
RPU
VF(NRST)(1)
Min
Max
0.5
0.8
VDD+0.5
Unit
V
200
VIN = VSS
30
Typ
300
40
mV
50
100
ns
ns
82/115
Electrical characteristics
VDD
External
reset circuit
NRST
RPU
Internal Reset
FILTER
0.1 F
STM32F101xx
ai14132b
5.3.15
fEXT
ResTIM
tCOUNTER
TIMx(1) characteristics
Parameter
Conditions
Min
Max
tTIMxCLK
13.9
ns
fTIMxCLK/2
MHz
36
MHz
16
bit
65536
tTIMxCLK
910
65536 65536
tTIMxCLK
59.6
Timer resolution
16-bit counter clock period
1
when internal clock is
fTIMxCLK = 72 MHz 0.0139
selected
Unit
fTIMxCLK = 72 MHz
1. TIMx is used as a general term to refer to the TIM1, TIM2, TIM3 and TIM4 timers.
83/115
Electrical characteristics
5.3.16
Communications interfaces
I2C interface characteristics
Unless otherwise specified, the parameters given in Table 50 are derived from tests
performed under ambient temperature, fPCLK1 frequency and VDD supply voltage conditions
summarized in Table 10.
The STM32F103xC performance line I2C interface meets the requirements of the standard
I2C communication protocol with the following restrictions: the I/O pins SDA and SCL are
mapped to are not true open-drain. When configured as open-drain, the PMOS connected
between the I/O pin and VDD is disabled, but is still present.
The I2C characteristics are described in Table 50. Refer also to Section 5.3.13: I/O port
characteristics for more details on the input/output alternate function characteristics (SDA
and SCL).
Table 50.
I2C characteristics
Standard mode I2C(1)
Symbol
Parameter
Unit
Min
Max
Min
Max
tw(SCLL)
4.7
1.3
tw(SCLH)
4.0
0.6
tsu(SDA)
250
100
th(SDA)
0(3)
0(4)
900(3)
tr(SDA)
tr(SCL)
1000
20 + 0.1Cb
300
tf(SDA)
tf(SCL)
300
th(STA)
4.0
0.6
tsu(STA)
4.7
0.6
tsu(STO)
4.0
0.6
tw(STO:STA)
4.7
1.3
Cb
ns
300
400
400
pF
84/115
Electrical characteristics
VDD
4 .7 k
4 .7 k
100
STM32F103xx
SDA
I2C bus
100
SCL
S TART REPEATED
S TART
S TART
tsu(STA)
SDA
tf(SDA)
tr(SDA)
tw(SCKL)
th(STA)
SCL
tw(SCKH)
tsu(SDA)
tr(SCK)
tsu(STA:STO)
S TOP
th(SDA)
tsu(STO)
tf(SCK)
ai14149b
Table 51.
0x801E
300
0x8028
200
0x803C
100
0x00B4
50
0x0168
20
0x0384
2
85/115
Electrical characteristics
SPI characteristics(1)
Parameter
Conditions
Min
Max
Master mode
18
Slave mode
18
Capacitive load: C = 30 pF
tsu(NSS)(2)
Slave mode
4tPCLK
th(NSS)(2)
Slave mode
60
50
Slave mode
Slave mode
fSCK
1/tc(SCK)
tr(SCK)
tf(SCK)
Unit
MHz
(2)
tw(SCKH)
tw(SCKL)(2)
tsu(MI) (2)
tsu(SI)(2)
th(MI) (2)
th(SI)(2)
ta(SO)(2)(3)
tdis(SO)(2)(4)
60
ns
55
4tPCLK
10
tv(SO)
(2)(1)
25
tv(MO)
(2)(1)
th(SO)(2)
th(MO)
(2)
25
86/115
Electrical characteristics
SCK Input
tSU(NSS)
CPHA= 0
CPOL=0
tw(SCKH)
tw(SCKL)
CPHA= 0
CPOL=1
tv(SO)
ta(SO)
MISO
OUT P UT
tr(SCK)
tf(SCK)
th(SO)
MS B O UT
BI T6 OUT
tdis(SO)
LSB OUT
tsu(SI)
MOSI
I NPUT
B I T1 IN
M SB IN
LSB IN
th(SI)
ai14134c
Figure 44. SPI timing diagram - slave mode and CPHA = 1(1)
NSS input
SCK Input
tSU(NSS)
CPHA=1
CPOL=0
CPHA=1
CPOL=1
tc(SCK)
tw(SCKH)
tw(SCKL)
tv(SO)
ta(SO)
MISO
OUT P UT
MS B O UT
tsu(SI)
MOSI
I NPUT
th(NSS)
th(SO)
BI T6 OUT
tr(SCK)
tf(SCK)
tdis(SO)
LSB OUT
th(SI)
M SB IN
B I T1 IN
LSB IN
ai14135
87/115
Electrical characteristics
SCK Input
CPHA= 0
CPOL=0
SCK Input
tc(SCK)
CPHA=1
CPOL=0
CPHA= 0
CPOL=1
CPHA=1
CPOL=1
tsu(MI)
MISO
INP UT
tw(SCKH)
tw(SCKL)
MS BIN
tr(SCK)
tf(SCK)
BI T6 IN
LSB IN
th(MI)
MOSI
OUTPUT
M SB OUT
tv(MO)
B I T1 OUT
LSB OUT
th(MO)
ai14136
88/115
Electrical characteristics
Symbol
Parameter
Conditions
Master
Min
Max
TBD
TBD
TBD
fCK
1/tc(CK)
tr(CK)
tf(CK)
capacitive load
CL = 50 pF
tv(WS) (2)
WS valid time
Master
TBD
th(WS) (2)
WS hold time
Master
TBD
WS setup time
Slave
TBD
WS hold time
Slave
TBD
tw(CKH)
tw(CKL) (2)
TBD
tsu(SD_MR) (2)
tsu(SD_SR) (2)
Master receiver
Slave receiver
TBD
TBD
th(SD_MR)(2)(3)
th(SD_SR) (2)(3)
Master receiver
Slave receiver
TBD
TBD
TBD
TBD
tsu(WS)
th(WS)
MHz
Slave
(2)
(2)
(2)
th(SD_MR) (2)
th(SD_SR) (2)
tv(SD_ST)
(2)(3)
th(SD_ST) (2)
tv(SD_MT) (2)(3)
th(SD_MT) (2)
Unit
TBD
ns
Slave transmitter
(after enable edge)
TBD
fPCLK = TBD
TBD
Slave transmitter
(after enable edge)
TBD
Master transmitter
(after enable edge)
TBD
fPCLK = TBD
TBD
Master transmitter
(after enable edge)
TBD
TBD
1. TBD = to be determined.
2. Based on design simulation and/or characterization results, not tested in production.
3. Depends on fPCLK. For example, if fPCLK=8 MHz, then TPCLK = 1/fPLCLK =125 ns.
89/115
Electrical characteristics
CK Input
tc(CK)
CPOL = 0
CPOL = 1
tw(CKH)
th(WS)
tw(CKL)
WS input
tv(SD_ST)
tsu(WS)
SDtransmit
MSB transmit
tsu(SD_SR)
th(SD_ST)
Bitn transmit
LSB transmit
th(SD_SR)
MSB receive
SDreceive
Bit1 receive
LSB receive
ai14881
1. Measurement points are done at CMOS levels: 0.3 VDD and 0.7 VDD.
tf(CK)
tr(CK)
CK output
tc(CK)
CPOL = 0
tw(CKH)
CPOL = 1
tv(WS)
th(WS)
tw(CKL)
WS output
tv(SD_MT)
tsu(SD_MR)
SDreceive
MSB receive
Bitn receive
th(SD_MT)
LSB receive
th(SD_MR)
SDtransmit
MSB transmit
Bitn transmit
LSB transmit
ai14884
90/115
Electrical characteristics
tf
tr
tC
tW(CKH)
tW(CKL)
CK
tOV
tOH
D, CMD
(output)
tISU
tIH
D, CMD
(input)
ai14887
CK
tOVD
tOHD
D, CMD
(output)
ai14888
91/115
Electrical characteristics
Table 54.
SD / MMC characteristics
Symbol
Parameter
Conditions
Min
Max
Unit
TBD
MHz
CL 30 pF
tW(CKL)
CL 30 pF
TBD
tW(CKH)
CL 30 pF
TBD
tr
CL 30 pF
TBD
tf
CL 30 pF
TBD
fPP
ns
tC
CMD, D inputs (referenced to CK)
tISU
CL 30 pF
TBD
tIH
CL 30 pF
TBD
ns
CL 30 pF
tOH
CL 30 pF
TBD
ns
TBD
CL 30 pF
tOHD
CL 30 pF
TBD
ns
TBD
1. Refer to SDIO_CLKCR, the SDI clock control register to control the CK output.
USB characteristics
The USB interface is USB-IF certified (Full Speed).
Table 55.
Symbol
tSTARTUP(1)
Parameter
USB transceiver startup time
92/115
Max
Unit
Electrical characteristics
Symbol
Parameter
Conditions
Min.(1)
Max.(1)
Unit
3.0(3)
3.6
Input levels
VDD
(4)
0.2
VCM(4)
0.8
2.5
VSE(4)
1.3
2.0
VDI
Output levels
VOL
VOH
RL of 15 k to VSS(5)
0.3
V
2.8
3.6
1. All the voltages are measured from the local ground potential.
2. To be compliant with the USB 2.0 full-speed electrical specification, the USBDP (D+) pin should be pulled
up with a 1.5 k resistor to a 3.0-to-3.6 V voltage range.
3. The STM32F103xx USB functionality is ensured down to 2.7 V but not the full USB electrical
characteristics which are degraded in the 2.7-to-3.0 V VDD voltage range.
4. Guaranteed by characterization, not tested in production.
5. RL is the load connected on the USB drivers
Figure 50. USB timings: definition of data signal rise and fall time
Crossover
points
Differen tial
Data L ines
VCRS
VS S
Table 57.
tf
tr
ai14137
Symbol
Parameter
Conditions
Min
Max
Unit
tr
Rise time(2)
CL = 50 pF
20
ns
tf
(2)
CL = 50 pF
20
ns
tr/tf
90
110
1.3
2.0
trfm
VCRS
Fall Time
5.3.17
93/115
Electrical characteristics
5.3.18
Note:
Table 58.
ADC characteristics
Symbol
Parameter
Conditions
Min
Typ
Max
Unit
VDDA
Power supply
2.4
3.6
VREF+
2.4
VDDA
IVREF
220(1)
fADC
0.6
14
MHz
fS(2)
Sampling rate
0.05
MHz
823
kHz
17
1/fADC
VREF+
fTRIG(2)
VAIN
160(1)
fADC = 14 MHz
RAIN(2)
RADC(2)
CADC(2)
12
pF
tCAL(2)
Calibration time
fADC = 14 MHz
tlat(2)
fADC = 14 MHz
tlatr(2)
fADC = 14 MHz
tS(2)
Sampling time
tSTAB(2)
Power-up time
tCONV(2)
5.9
83
1/fADC
0.214
(4)
s
1/fADC
0.107
17.1
1.5
239.5
1/fADC
18
0
fADC = 14 MHz
1/fADC
0.143
(4)
fADC = 14 MHz
1/fADC
94/115
Electrical characteristics
Table 59.
tS (s)
1.5
0.11
1.2
7.5
0.54
10
13.5
0.96
19
28.5
2.04
41
41.5
2.96
60
55.5
3.96
80
71.5
5.11
104
239.5
17.1
350
Table 60.
Symbol
ET
EO
Offset error
EG
Gain error
ED
EL
Test conditions
Typ
Max(3)
fPCLK2 = 56 MHz,
fADC = 14 MHz, RAIN < 10 k,
VDDA = 3 V to 3.6 V
TA = 25 C
Measurements made after
ADC calibration
VREF+ = VDDA
1.3
1.5
0.5
1.5
0.7
0.8
1.5
Unit
LSB
95/115
Electrical characteristics
ADC accuracy(1) (2)(3)
Table 61.
Symbol
ET
Parameter
Test conditions
EO
Offset error
EG
Gain error
ED
EL
fPCLK2 = 56 MHz,
fADC = 14 MHz, RAIN < 10 k,
VDDA = 2.4 V to 3.6 V
Measurements made after
ADC calibration
Typ
Max(4)
1.5
2.5
1.5
1.5
Unit
LSB
4093
(2)
ET
(3)
(1)
6
5
4
EO
EL
ED
2
1 LSBIDEAL
1
0
1
VSSA
96/115
ai14395b
Electrical characteristics
RAIN(1)
VAIN
VT
0.6 V
AINx
Cparasitic
VT
0.6 V
IL1 A
STM32F103xx
Sample and hold ADC
converter
RADC(1)
12-bit
converter
CADC(1)
ai14150c
STM32F103xx
VREF+
(see note 1)
1 F // 10 nF
VDDA
1 F // 10 nF
VSSA /VREF
(see note 1)
ai14388b
97/115
Electrical characteristics
Figure 54. Power supply and reference decoupling (VREF+ connected to VDDA)
STM32F103xx
VREF+/VDDA
(See note 1)
1 F // 10 nF
VREF/VSSA
(See note 1)
ai14389
98/115
Electrical characteristics
5.3.19
Table 62.
DAC characteristics
Max(1)
Unit
3.6
2.4
3.6
Ground
RL
CL
Capacitive load
Symbol
Parameter
Min
VDD33A
2.4
VDD18D
1.6
VREF+
VSSA
Typ
1.8
50
0.2
425
IDD
IDDQ
nA
With no load.
350
Offset
Offset error
(difference between measured
value at Code (800)H and the
ideal value = VREF+/2
INL
600
pF
700
VREF+ 0.2 V
500
DNL
Comments
200
0.5
LSB
LSB
10
mV
LSB
0.5
99/115
Electrical characteristics
Table 62.
Symbol
Parameter
Min
Typ
80
85
Max(1)
Unit
Comments
Amplifier
gain
tSETTLING
Update
rate
tWAKEUP
6.5
10
CLOAD 50 pF,
RLOAD 5 k
input code between lowest and
highest possible ones.
PSRR+
67
40
dB
No RLOAD, CLOAD = 50 pF
dB
CLOAD 50 pF,
RLOAD 5 k
MS/s
CLOAD 50 pF,
RLOAD 5 k
5.3.20
Table 63.
TS characteristics
Symbol
Parameter
Min
Typ
Max
Unit
TL(1)
Avg_Slope(1)
Average slope
4.0
4.3
4.6
mV/C
Voltage at 25 C
1.34
1.43
1.52
10
17.1
V25
(1)
tSTART(2)
Startup time
TS_temp(3)(2)
100/115
Package characteristics
6.1
Package characteristics
101/115
Package characteristics
Seating plane
C
A2 A1
b
ccc
0.25 mm
gage plane
108
109
73
1.35
72
0.35
D1
0.5
A1
D3
73
108
L1
17.85
19.9
22.6
72
109
144
E1
37
36
E3
19.9
22.6
ai149
144
Pin 1
identification
37
36
ME_1A
Table 64.
millimeters
Symbol
Typ
Min
Max
Typ
Min
1.60
A1
0.05
0.15
Max
0.063
0.002
0.0059
A2
1.40
1.35
1.45
0.0551
0.0531
0.0571
0.22
0.17
0.27
0.0087
0.0067
0.0106
0.09
0.20
0.0035
0.0079
c
D
22.00
21.80
22.20
0.8661
0.8583
0.874
D1
20.00
19.80
20.20
0.7874
0.7795
0.7953
D3
17.50
22.00
21.80
22.20
0.8661
0.8583
0.874
E1
20.00
19.80
20.20
0.7874
0.7795
0.7953
E3
17.50
0.689
0.50
0.0197
0.60
0.0177
0.0295
L1
1.00
3.5
ccc
0.689
0.45
0.75
0.0394
0
0.08
102/115
0.0236
3.5
0.0031
Package characteristics
Figure 57. LFBGA100 - low profile fine pitch ball grid array package outline
C
Seating plane
ddd C
A2 A4 A3
A1
D1
F
K
J
H
G
F
E
D
C
B
A
E1
1 2 3 4 5 6 7 8 9 10
b (100
balls)
eee
M C A B
fff M C
Bottom view
Table 65.
ai14396
LFBGA100 - low profile fine pitch ball grid array package mechanical data
inches(1)
mm
Dim.
Min
Typ
A
A1
Max
Min
Typ
1.700
Max
0.0026
0.270
0.0004
A2
1.085
0.0017
A3
0.30
0.0005
A4
0.80
0.0012
0.45
0.50
0.55
0.0007
0.0008
0.0009
9.85
10.00
10.15
0.0153
0.0155
0.0157
D1
E
7.20
9.85
10.00
0.0111
10.15
0.0153
0.0155
E1
7.20
0.0111
0.80
0.0012
1.40
0.0022
ddd
0.12
0.0002
eee
0.15
0.0002
fff
0.08
0.0001
N (number of balls)
0.0157
100
103/115
Package characteristics
Dpad
Dsm
104/115
Dpad
0.37 mm
Dsm
Solder paste
Package characteristics
Figure 60. Recommended footprint(1)(2)
75
51
76
D
L
D1
50
0.5
L1
D3
51
75
76
0.3
50
.3
b
E3 E1 E
100
26
1.2
100
26
Pin 1
1
identification
25
ccc
25
12.3
16.7
A1
A2
ai14906
A
SEATING PLANE
C
1L_ME
Table 66.
millimeters
Symbol
Typ
Min
Max
Typ
Min
1.60
A1
0.05
0.15
Max
0.063
0.002
0.0059
A2
1.40
1.35
1.45
0.0551
0.0531
0.0571
0.22
0.17
0.27
0.0087
0.0067
0.0106
0.09
0.20
0.0035
0.0079
c
D
16.00
15.80
16.20
0.6299
0.622
0.6378
D1
14.00
13.80
14.20
0.5512
0.5433
0.5591
D3
12.00
16.00
15.80
16.20
0.6299
0.622
0.6378
E1
14.00
13.80
14.20
0.5512
0.5433
0.5591
E3
12.00
0.50
0.60
0.0177
0.0295
L1
1.00
3.5
ccc
0.4724
0.4724
0.0197
0.45
0.75
0.0236
0.0394
0.08
3.5
0.0031
105/115
Package characteristics
48
33
A2
0.3
A1
49
E1
12.7
32
0.5
10.3
10.3
64
17
1.2
1
D1
16
7.8
L1
12.7
ai14909
ai14398b
Table 67.
mm
Dim.
Min
Typ
Max
Min
Typ
1.60
A1
0.05
A2
1.35
0.17
0.09
Max
0.0630
0.15
0.0020
0.0059
1.40
1.45
0.0531
0.0551
0.0571
0.22
0.27
0.0067
0.0087
0.0106
0.20
0.0035
0.0079
12.00
0.4724
D1
10.00
0.3937
12.00
0.4724
E1
10.00
0.3937
0.50
0.0197
3.5
3.5
0.45
0.60
0.75
0.0177
0.0236
0.0295
L1
1.00
0.0394
Number of pins
N
64
1. Values in inches are converted from mm and rounded to 4 decimal digits.
106/115
Package characteristics
Figure 63. LFBGA144 144-ball low profile fine pitch ball grid array, 10 x 10 mm,
0.8 mm pitch, package outline
C Seating plane
A2
ddd
A4
A3
A1
B
D
D1
e
A
F
M
F
E1 E
12
b (144 balls)
eee M C A
fff M
X3_ME
Table 68.
LFBGA144 144-ball low profile fine pitch ball grid array, 10 x 10 mm,
0.8 mm pitch, package data
inches(1)
millimeters
Symbol
Min
Typ
A
A1
Max
Typ
Min
1.70
0.21
Max
0.0669
0.0083
A2
1.07
0.0421
A3
0.27
0.0106
A4
0.85
0.0335
0.35
0.40
0.45
0.0138
0.0157
0.0177
9.85
10.00
10.15
0.3878
0.3937
0.3996
D1
E
8.80
9.85
10.00
0.3465
10.15
0.3878
0.3937
E1
8.80
0.3465
0.80
0.0315
0.60
0.0236
ddd
0.10
0.0039
eee
0.15
0.0059
fff
0.08
0.0031
0.3996
107/115
Package characteristics
6.2
Thermal characteristics
The maximum chip junction temperature (TJmax) must never exceed the values given in
Table 10: General operating conditions on page 41.
The maximum chip-junction temperature, TJ max, in degrees Celsius, may be calculated
using the following equation:
TJ max = TA max + (PD max x JA)
Where:
PD max is the sum of PINT max and PI/O max (PD max = PINT max + PI/Omax),
PINT max is the product of IDD and VDD, expressed in Watts. This is the maximum chip
internal power.
PI/O max represents the maximum power dissipation on output pins where:
PI/O max = (VOL IOL) + ((VDD VOH) IOH),
taking into account the actual VOL / IOL and VOH / IOH of the I/Os at low and high level in the
application.
Table 69.
Thermal characteristics
Symbol
JA
6.2.1
Parameter
Value
40
30
40
46
45
Unit
C/W
Reference document
JESD51-2 Integrated Circuits Thermal Test Method Environment Conditions - Natural
Convection (Still Air). Available from www.jedec.org
108/115
6.2.2
Package characteristics
109/115
Package characteristics
PD (mW)
600
500
Suffix 6
400
Suffix 7
300
200
100
0
65
75
85
95
105
TA (C)
110/115
115
125
135
Part numbering
Part numbering
Table 70.
Example:
STM32
F 103 R C
xxx
Device family
STM32 = ARM-based 32-bit microcontroller
Product type
F = general-purpose
Device subfamily
103 = performance line
Pin count
R = 64 pins
V = 100 pins
Z = 144 pins
Flash memory size
C = 256 Kbytes of Flash memory
D = 384 Kbytes of Flash memory
E = 512 Kbytes of Flash memory
Package
H = BGA
T = LQFP
Temperature range
6 = Industrial temperature range, 40 to 85 C.
7 = Industrial temperature range, 40 to 105 C.
Options
xxx = programmed parts
TR = tape and real
For a list of available options (speed, package, etc.) or for further information on any aspect
of this device, please contact your nearest ST sales office.
111/115
Revision history
Revision history
Table 71.
Date
Revision
07-Apr-2008
Initial release.
22-May-2008
112/115
Changes
Revision history
Date
21-Jul-2008
Revision
Changes
113/115
Revision history
Table 71.
Date
12-Dec-2008
114/115
Revision
Changes
Information in this document is provided solely in connection with ST products. STMicroelectronics NV and its subsidiaries (ST) reserve the
right to make changes, corrections, modifications or improvements, to this document, and the products and services described herein at any
time, without notice.
All ST products are sold pursuant to STs terms and conditions of sale.
Purchasers are solely responsible for the choice, selection and use of the ST products and services described herein, and ST assumes no
liability whatsoever relating to the choice, selection or use of the ST products and services described herein.
No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted under this document. If any part of this
document refers to any third party products or services it shall not be deemed a license grant by ST for the use of such third party products
or services, or any intellectual property contained therein or considered as a warranty covering the use in any manner whatsoever of such
third party products or services or any intellectual property contained therein.
UNLESS OTHERWISE SET FORTH IN STS TERMS AND CONDITIONS OF SALE ST DISCLAIMS ANY EXPRESS OR IMPLIED
WARRANTY WITH RESPECT TO THE USE AND/OR SALE OF ST PRODUCTS INCLUDING WITHOUT LIMITATION IMPLIED
WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE (AND THEIR EQUIVALENTS UNDER THE LAWS
OF ANY JURISDICTION), OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.
UNLESS EXPRESSLY APPROVED IN WRITING BY AN AUTHORIZED ST REPRESENTATIVE, ST PRODUCTS ARE NOT
RECOMMENDED, AUTHORIZED OR WARRANTED FOR USE IN MILITARY, AIR CRAFT, SPACE, LIFE SAVING, OR LIFE SUSTAINING
APPLICATIONS, NOR IN PRODUCTS OR SYSTEMS WHERE FAILURE OR MALFUNCTION MAY RESULT IN PERSONAL INJURY,
DEATH, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE. ST PRODUCTS WHICH ARE NOT SPECIFIED AS "AUTOMOTIVE
GRADE" MAY ONLY BE USED IN AUTOMOTIVE APPLICATIONS AT USERS OWN RISK.
Resale of ST products with provisions different from the statements and/or technical features set forth in this document shall immediately void
any warranty granted by ST for the ST product or service described herein and shall not create or extend in any manner whatsoever, any
liability of ST.
115/115