Sunteți pe pagina 1din 49

Nov 23 14:50:04.

241 VTTY: Console port: waiting connection on tcp port 2002 for
protocol IPv4 (FD 11)
Nov 23 14:50:04.241 VTTY: AUX port: waiting connection on tcp port 2502 for prot
ocol IPv4 (FD 12)
Nov 23 14:50:04.303 disk0: C/H/S settings = 16/4/32
Nov 23 14:50:04.319 CONSOLE: console managed by I/O board
Nov 23 14:50:04.600 VTTY: Console port is now connected (accept_fd=11,conn_fd=18
)
Nov 23 14:50:04.646 C7200_BOOT: starting instance (CPU0 PC=0xffffffffbfc00000,id
le_pc=0x0,JIT on)
Nov 23 14:50:04.646 CPU0: CPU_STATE: Starting CPU (old state=2)...
Nov 23 14:50:04.756 ROM: Microcode has started.
Nov 23 14:50:04.756 ROM: trying to read bootvar 'WARM_REBOOT'
Nov 23 14:50:04.756 CPU0: IO_FPGA: read from addr 0x3a0, pc=0xffffffff8083b6ec (
size=2)
Nov 23 14:50:04.787 ROM: unhandled syscall 0x00000032 at pc=0x60779868 (a1=0x000
00000,a2=0x00000000,a3=0x63b40000)
Nov 23 14:50:04.787 CPU0: IO_FPGA: read from addr 0x224, pc=0x6083c6e0 (size=1)
Nov 23 14:50:05.208 ROM: trying to read bootvar 'IOMEM_SIZE'
Nov 23 14:50:05.224 ROM: trying to read bootvar 'RANDOM_NUM'
Nov 23 14:50:05.280 CPU0: IO_FPGA: write to addr 0x398, value=0x2000000, pc=0x60
83caf4 (size=4)
Nov 23 14:50:05.281 CPU0: IO_FPGA: write to addr 0x398, value=0x0, pc=0x6083cb14
(size=4)
Nov 23 14:50:05.281 CPU0: MP_FPGA: writing reg 0x70 at pc=0x6087281c (data=0x7e)
Nov 23 14:50:05.282 CPU0: PCI: read request for device 'gt64120' at pc=0x6085c6d
c: bus=0,device=0,function=0,reg=0x00
Nov 23 14:50:05.282 CPU0: PCI: read request for device 'gt64120' at pc=0x6085c6e
0: bus=0,device=0,function=0,reg=0x00
Nov 23 14:50:05.282 CPU0: PCI: read request for device 'gt64120' at pc=0x6085c48
c: bus=0,device=0,function=0,reg=0x08
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x00000000) for device 'gt641
20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0x10
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x00000000) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0x10
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x00000000) for device 'gt641
20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0x90
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x00000000) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0x90
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x10000000) for device 'gt641
20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0x14
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x10000000) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0x14
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x10000000) for device 'gt641
20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0x94
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x10000000) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0x94
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x14000000) for device 'gt641
20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0x20
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x14000000) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0x20
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x14000000) for device 'gt641
20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0xa0
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x14000000) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0xa0
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x00000146) for device 'gt641
20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0x04
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x00000146) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0x04
Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x00000146) for device 'gt641

20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0x84


Nov 23 14:50:05.282 CPU0: PCI: write request (data=0x00000146) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0x84
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0x0000000f) for device 'gt641
20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0x0c
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0x0000000f) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0x0c
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0x0000000f) for device 'gt641
20' at pc=0x6085c5d8: bus=0,device=0,function=0,reg=0x8c
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0x0000000f) for device 'gt641
20' at pc=0x6085c5dc: bus=0,device=0,function=0,reg=0x8c
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0xc0000000) for unknown devic
e at pc=0x6085c5d8 (bus=0,device=0,function=1,reg=0x10).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0xc0000000) for unknown devic
e at pc=0x6085c5dc (bus=0,device=0,function=1,reg=0x10).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0xc0000000) for unknown devic
e at pc=0x6085c5d8 (bus=0,device=0,function=1,reg=0x90).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0xc0000000) for unknown devic
e at pc=0x6085c5dc (bus=0,device=0,function=1,reg=0x90).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0xd0000000) for unknown devic
e at pc=0x6085c5d8 (bus=0,device=0,function=1,reg=0x14).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0xd0000000) for unknown devic
e at pc=0x6085c5dc (bus=0,device=0,function=1,reg=0x14).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0xd0000000) for unknown devic
e at pc=0x6085c5d8 (bus=0,device=0,function=1,reg=0x94).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0xd0000000) for unknown devic
e at pc=0x6085c5dc (bus=0,device=0,function=1,reg=0x94).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0x000000c0) for unknown devic
e at pc=0x6085c5d8 (bus=0,device=0,function=1,reg=0x1c).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0x000000c0) for unknown devic
e at pc=0x6085c5dc (bus=0,device=0,function=1,reg=0x1c).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0x000000c0) for unknown devic
e at pc=0x6085c5d8 (bus=0,device=0,function=1,reg=0x9c).
Nov 23 14:50:05.283 CPU0: PCI: write request (data=0x000000c0) for unknown devic
e at pc=0x6085c5dc (bus=0,device=0,function=1,reg=0x9c).
Nov 23 14:50:05.285 CPU0: PCI: read request for device 'dec21050' at pc=0x6085c6
dc: bus=0,device=1,function=0,reg=0x00
Nov 23 14:50:05.285 CPU0: PCI: read request for device 'dec21050' at pc=0x6085c6
e0: bus=0,device=1,function=0,reg=0x00
Nov 23 14:50:05.285 CPU0: PCI: read request for device 'dec21050' at pc=0x6085c6
dc: bus=0,device=1,function=0,reg=0x40
Nov 23 14:50:05.285 CPU0: PCI: read request for device 'dec21050' at pc=0x6085c6
e0: bus=0,device=1,function=0,reg=0x40
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00000147) for device 'dec21
050' at pc=0x6085c598: bus=0,device=1,function=0,reg=0x04
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00000147) for device 'dec21
050' at pc=0x6085c5a4: bus=0,device=1,function=0,reg=0x04
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
050' at pc=0x6085c598: bus=0,device=1,function=0,reg=0x0c
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
050' at pc=0x6085c5a4: bus=0,device=1,function=0,reg=0x0c
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x18020100) for device 'dec21
050' at pc=0x6085c598: bus=0,device=1,function=0,reg=0x18
Nov 23 14:50:05.286 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x18020100) for device 'dec21
050' at pc=0x6085c5a4: bus=0,device=1,function=0,reg=0x18
Nov 23 14:50:05.286 PCI: PCI bridge 0,1,0 -> pri: 00, sec: 01, sub: 02
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0xffff3f00) for device 'dec21
050' at pc=0x6085c598: bus=0,device=1,function=0,reg=0x1c
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0xffff3f00) for device 'dec21

050' at pc=0x6085c5a4: bus=0,device=1,function=0,reg=0x1c


Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x48704000) for device 'dec21
050' at pc=0x6085c598: bus=0,device=1,function=0,reg=0x20
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x48704000) for device 'dec21
050' at pc=0x6085c5a4: bus=0,device=1,function=0,reg=0x20
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x0000ff00) for device 'dec21
050' at pc=0x6085c598: bus=0,device=1,function=0,reg=0x24
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x0000ff00) for device 'dec21
050' at pc=0x6085c5a4: bus=0,device=1,function=0,reg=0x24
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00030000) for device 'dec21
050' at pc=0x6085c598: bus=0,device=1,function=0,reg=0x3c
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00030000) for device 'dec21
050' at pc=0x6085c5a4: bus=0,device=1,function=0,reg=0x3c
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00100000) for device 'dec21
050' at pc=0x6085c598: bus=0,device=1,function=0,reg=0x40
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00100000) for device 'dec21
050' at pc=0x6085c5a4: bus=0,device=1,function=0,reg=0x40
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00009020) for device 'dec21
050' at pc=0x6085c598: bus=0,device=1,function=0,reg=0x44
Nov 23 14:50:05.286 CPU0: PCI: write request (data=0x00009020) for device 'dec21
050' at pc=0x6085c5a4: bus=0,device=1,function=0,reg=0x44
Nov 23 14:50:05.315 CPU0: PCI: read request for device 'clpd6729' at pc=0x6085c6
dc: bus=2,device=16,function=0,reg=0x00
Nov 23 14:50:05.315 CPU0: PCI: read request for device 'clpd6729' at pc=0x6085c6
e0: bus=2,device=16,function=0,reg=0x00
Nov 23 14:50:05.315 CPU0: PCI: write request (data=0x000001c3) for device 'clpd6
729' at pc=0x6085c598: bus=2,device=16,function=0,reg=0x04
Nov 23 14:50:05.315 CPU0: PCI: write request (data=0x000001c3) for device 'clpd6
729' at pc=0x6085c5a4: bus=2,device=16,function=0,reg=0x04
Nov 23 14:50:05.315 CPU0: PCI: write request (data=0x00000400) for device 'clpd6
729' at pc=0x6085c598: bus=2,device=16,function=0,reg=0x10
Nov 23 14:50:05.315 CPU0: PCI: write request (data=0x00000400) for device 'clpd6
729' at pc=0x6085c5a4: bus=2,device=16,function=0,reg=0x10
Nov 23 14:50:06.212 CPU0: JIT: partial JIT flush (count=181)
Nov 23 14:50:06.305 CPU0: JIT: flushing data structures (compiled pages=234)
Nov 23 14:50:06.383 ROM: trying to read bootvar 'BOOT'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'CONFIG_FILE'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'BOOTLDR'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'RSHELF'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'DSHELF'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'DSHELFINFO'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'RESET_COUNTER'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'CHRG_LOCRECSN'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'CHRG_ID'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'SLOTCACHE'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'OVERTEMP'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'DIAG'
Nov 23 14:50:06.383 ROM: trying to read bootvar 'WARM_REBOOT'
Nov 23 14:50:07.272 VTTY: Console port is now connected (accept_fd=11,conn_fd=17
)
Nov 23 14:50:07.413 CPU0: JIT: partial JIT flush (count=175)
Nov 23 14:50:07.475 ROM: unhandled syscall 0x0000007c at pc=0x60779868 (a1=0x000
00648,a2=0x00000aec,a3=0x000004a4)
Nov 23 14:50:07.475 ROM: unhandled syscall 0x0000007c at pc=0x60779868 (a1=0xfff
fffff,a2=0x63b40000,a3=0x00000009)
Nov 23 14:50:07.475 CPU0: PCI: read request for device 'gt64120' at pc=0x608989d
4: bus=0,device=0,function=0,reg=0x08
Nov 23 14:50:07.475 CPU0: CLPD6729: ext reg index 0x03 at pc=0x6089ebdc
Nov 23 14:50:07.475 CPU0: CLPD6729: ext reg index 0x03 at pc=0x6089ebdc
Nov 23 14:50:07.491 CPU0: CLPD6729: ext reg index 0x09 at pc=0x6089ebdc

Nov 23 14:50:07.491 CPU0: CLPD6729: ext reg index 0x09 at pc=0x6089ebdc


Nov 23 14:50:07.491 CPU0: CLPD6729: ext reg index 0x05 at pc=0x6089ebdc
Nov 23 14:50:07.491 CPU0: CLPD6729: ext reg index 0x05 at pc=0x6089ebdc
Nov 23 14:50:07.506 CPU0: JIT: flushing data structures (compiled pages=234)
Nov 23 14:50:07.569 Calendar: reset
Nov 23 14:50:07.616 CPU0: JIT: partial JIT flush (count=188)
Nov 23 14:50:07.678 CPU0: JIT: flushing data structures (compiled pages=238)
Nov 23 14:50:07.709 ROM: trying to read bootvar 'BOOTLDR'
Nov 23 14:50:07.709 ROM: trying to read bootvar 'CONFIG_FILE'
Nov 23 14:50:07.959 CPU0: MP_FPGA: writing reg 0x70 at pc=0x60876ce8 (data=0x2)
Nov 23 14:50:08.208 CPU0: MP_FPGA: writing reg 0x70 at pc=0x60876ce8 (data=0x4)
Nov 23 14:50:08.427 CPU0: MP_FPGA: writing reg 0x70 at pc=0x60876ce8 (data=0x8)
Nov 23 14:50:08.645 CPU0: MP_FPGA: writing reg 0x70 at pc=0x60876ce8 (data=0x10)
Nov 23 14:50:08.864 CPU0: MP_FPGA: writing reg 0x70 at pc=0x60876ce8 (data=0x20)
Nov 23 14:50:09.098 CPU0: MP_FPGA: writing reg 0x70 at pc=0x60876ce8 (data=0x40)
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=7,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=7,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=7,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=7,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=7,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=7,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=7,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=7,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x18050504) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x18050504) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,7,0 -> pri: 04, sec: 05, sub: 05
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02805f40) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02805f40) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x48f04880) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x48f04880) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21

150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x30


Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c598: bus=0,device=7,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=7,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=7,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=7,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=7,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=7,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=7,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=7,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=7,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=7,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x180b0b0a) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,7,0 -> pri: 10, sec: 11, sub: 11
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x180b0b0a) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,7,0 -> pri: 10, sec: 11, sub: 11
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0280bfa0) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0280bfa0) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x4d704d00) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x4d704d00) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21

150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x24


Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00200020) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00200020) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=7,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=7,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=8,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=8,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=8,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=8,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=8,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=8,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=8,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=8,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x18060604) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,8,0 -> pri: 04, sec: 06, sub: 06
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x18060604) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,8,0 -> pri: 04, sec: 06, sub: 06
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02807f60) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02807f60) for device 'dec21

150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x1c


Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x49704900) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x49704900) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c598: bus=0,device=8,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=8,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=8,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=8,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=8,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=8,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=8,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=8,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=8,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=8,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x180c0c0a) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,8,0 -> pri: 10, sec: 12, sub: 12

Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x180c0c0a) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,8,0 -> pri: 10, sec: 12, sub: 12
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0280dfc0) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0280dfc0) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x4df04d80) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x4df04d80) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00200020) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00200020) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=8,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=8,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=9,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=9,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=9,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=9,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=9,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=9,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
dc: bus=0,device=9,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
e0: bus=0,device=9,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21

150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x0c


Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x18070704) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,9,0 -> pri: 04, sec: 07, sub: 07
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x18070704) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,9,0 -> pri: 04, sec: 07, sub: 07
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02809f80) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02809f80) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x49f04980) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x49f04980) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c598: bus=0,device=9,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c5a4: bus=0,device=9,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=9,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=9,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=9,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=9,function=0,reg=0x08
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=9,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
f0: bus=0,device=9,function=0,reg=0x00
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6
ec: bus=0,device=9,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: read request for device 'dec21150' at pc=0x6085c6

f0: bus=0,device=9,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0xffff0000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00002e10) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x0c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x180d0d0a) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,9,0 -> pri: 10, sec: 13, sub: 13
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x180d0d0a) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x18
Nov 23 14:50:09.394 PCI: PCI bridge 0,9,0 -> pri: 10, sec: 13, sub: 13
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0280ffe0) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0280ffe0) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x1c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x4e704e00) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x4e704e00) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x20
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x0001ff01) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x24
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00200020) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00200020) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x30
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x03030000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x3c
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x02000000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x40
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000000) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x64
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x000001ff) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x68
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c5b8: bus=0,device=9,function=0,reg=0x04
Nov 23 14:50:09.394 CPU0: PCI: write request (data=0x00000147) for device 'dec21
150' at pc=0x6085c5c4: bus=0,device=9,function=0,reg=0x04
Nov 23 14:50:09.581 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6dc: bus=1,device=1,function=0,reg=0x00
Nov 23 14:50:09.581 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6e0: bus=1,device=1,function=0,reg=0x00
Nov 23 14:50:09.581 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6dc: bus=1,device=1,function=0,reg=0x00
Nov 23 14:50:09.581 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6e0: bus=1,device=1,function=0,reg=0x00
Nov 23 14:50:09.581 CPU0: PCI: write request (data=0x00000156) for device 'C7200

-IO-2FE(0)' at pc=0x6085c598: bus=1,device=1,function=0,reg=0x04


Nov 23 14:50:09.581 CPU0: PCI: write request (data=0x00000156) for device 'C7200
-IO-2FE(0)' at pc=0x6085c5a4: bus=1,device=1,function=0,reg=0x04
Nov 23 14:50:09.581 CPU0: PCI: write request (data=0x48100000) for device 'C7200
-IO-2FE(0)' at pc=0x6085c598: bus=1,device=1,function=0,reg=0x10
Nov 23 14:50:09.581 C7200-IO-2FE(0): registers are mapped at 0x48100000
Nov 23 14:50:09.581 CPU0: PCI: write request (data=0x48100000) for device 'C7200
-IO-2FE(0)' at pc=0x6085c5a4: bus=1,device=1,function=0,reg=0x10
Nov 23 14:50:09.581 C7200-IO-2FE(0): registers are mapped at 0x48100000
Nov 23 14:50:09.581 CPU0: PCI: write request (data=0x00000000) for device 'C7200
-IO-2FE(0)' at pc=0x6085c598: bus=1,device=1,function=0,reg=0x14
Nov 23 14:50:09.581 CPU0: PCI: write request (data=0x00000000) for device 'C7200
-IO-2FE(0)' at pc=0x6085c5a4: bus=1,device=1,function=0,reg=0x14
Nov 23 14:50:09.581 CPU0: PCI: write request (data=0x0000ff10) for device 'C7200
-IO-2FE(0)' at pc=0x6085c598: bus=1,device=1,function=0,reg=0x0c
Nov 23 14:50:09.581 CPU0: PCI: write request (data=0x0000ff10) for device 'C7200
-IO-2FE(0)' at pc=0x6085c5a4: bus=1,device=1,function=0,reg=0x0c
Nov 23 14:50:09.581 CPU0: JIT: partial JIT flush (count=178)
Nov 23 14:50:09.597 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6dc: bus=1,device=1,function=0,reg=0x00
Nov 23 14:50:09.597 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6e0: bus=1,device=1,function=0,reg=0x00
Nov 23 14:50:09.597 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6dc: bus=1,device=1,function=0,reg=0x08
Nov 23 14:50:09.597 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6e0: bus=1,device=1,function=0,reg=0x08
Nov 23 14:50:09.628 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6dc: bus=1,device=0,function=0,reg=0x00
Nov 23 14:50:09.628 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6e0: bus=1,device=0,function=0,reg=0x00
Nov 23 14:50:09.628 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6dc: bus=1,device=0,function=0,reg=0x00
Nov 23 14:50:09.628 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6e0: bus=1,device=0,function=0,reg=0x00
Nov 23 14:50:09.628 CPU0: PCI: write request (data=0x00000156) for device 'C7200
-IO-2FE(0)' at pc=0x6085c598: bus=1,device=0,function=0,reg=0x04
Nov 23 14:50:09.628 CPU0: PCI: write request (data=0x00000156) for device 'C7200
-IO-2FE(0)' at pc=0x6085c5a4: bus=1,device=0,function=0,reg=0x04
Nov 23 14:50:09.628 CPU0: PCI: write request (data=0x480c0000) for device 'C7200
-IO-2FE(0)' at pc=0x6085c598: bus=1,device=0,function=0,reg=0x10
Nov 23 14:50:09.628 C7200-IO-2FE(0): registers are mapped at 0x480c0000
Nov 23 14:50:09.628 CPU0: PCI: write request (data=0x480c0000) for device 'C7200
-IO-2FE(0)' at pc=0x6085c5a4: bus=1,device=0,function=0,reg=0x10
Nov 23 14:50:09.628 C7200-IO-2FE(0): registers are mapped at 0x480c0000
Nov 23 14:50:09.628 CPU0: PCI: write request (data=0x00000000) for device 'C7200
-IO-2FE(0)' at pc=0x6085c598: bus=1,device=0,function=0,reg=0x14
Nov 23 14:50:09.628 CPU0: PCI: write request (data=0x00000000) for device 'C7200
-IO-2FE(0)' at pc=0x6085c5a4: bus=1,device=0,function=0,reg=0x14
Nov 23 14:50:09.628 CPU0: PCI: write request (data=0x0000ff10) for device 'C7200
-IO-2FE(0)' at pc=0x6085c598: bus=1,device=0,function=0,reg=0x0c
Nov 23 14:50:09.628 CPU0: PCI: write request (data=0x0000ff10) for device 'C7200
-IO-2FE(0)' at pc=0x6085c5a4: bus=1,device=0,function=0,reg=0x0c
Nov 23 14:50:09.628 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6dc: bus=1,device=0,function=0,reg=0x00
Nov 23 14:50:09.628 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6e0: bus=1,device=0,function=0,reg=0x00
Nov 23 14:50:09.628 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6dc: bus=1,device=0,function=0,reg=0x08
Nov 23 14:50:09.644 CPU0: PCI: read request for device 'C7200-IO-2FE(0)' at pc=0
x6085c6e0: bus=1,device=0,function=0,reg=0x08

Nov 23 14:50:09.644 CPU0: PCI: read request for device 'PA-A1(1)' at pc=0x6085c6
dc: bus=5,device=0,function=0,reg=0x00
Nov 23 14:50:09.644 CPU0: PCI: read request for device 'PA-A1(1)' at pc=0x6085c6
e0: bus=5,device=0,function=0,reg=0x00
Nov 23 14:50:09.644 CPU0: PCI: read request for device 'PA-A1(1)' at pc=0x6085c6
dc: bus=5,device=0,function=0,reg=0x00
Nov 23 14:50:09.644 CPU0: PCI: read request for device 'PA-A1(1)' at pc=0x6085c6
e0: bus=5,device=0,function=0,reg=0x00
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x48800000) for device 'PA-A1
(1)' at pc=0x6085c598: bus=5,device=0,function=0,reg=0x10
Nov 23 14:50:09.644 PA-A1(1): registers are mapped at 0x48800000
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x48800000) for device 'PA-A1
(1)' at pc=0x6085c5a4: bus=5,device=0,function=0,reg=0x10
Nov 23 14:50:09.644 PA-A1(1): registers are mapped at 0x48800000
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x00000006) for device 'PA-A1
(1)' at pc=0x6085c598: bus=5,device=0,function=0,reg=0x04
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x00000006) for device 'PA-A1
(1)' at pc=0x6085c5a4: bus=5,device=0,function=0,reg=0x04
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x00000100) for device 'PA-A1
(1)' at pc=0x6085c598: bus=5,device=0,function=0,reg=0x0c
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x00000100) for device 'PA-A1
(1)' at pc=0x6085c5a4: bus=5,device=0,function=0,reg=0x0c
Nov 23 14:50:09.644 CPU0: PCI: read request for device 'PA-A1(1)' at pc=0x6085c6
dc: bus=5,device=0,function=0,reg=0x00
Nov 23 14:50:09.644 CPU0: PCI: read request for device 'PA-A1(1)' at pc=0x6085c6
e0: bus=5,device=0,function=0,reg=0x00
Nov 23 14:50:09.644 CPU0: PCI: read request for device 'PA-A1(1)' at pc=0x6085c6
dc: bus=5,device=1,function=0,reg=0x00
Nov 23 14:50:09.644 CPU0: PCI: read request for device 'PA-A1(1)' at pc=0x6085c6
e0: bus=5,device=1,function=0,reg=0x00
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x00000002) for device 'PA-A1
(1)' at pc=0x6085c598: bus=5,device=1,function=0,reg=0x04
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x00000002) for device 'PA-A1
(1)' at pc=0x6085c5a4: bus=5,device=1,function=0,reg=0x04
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x48900000) for device 'PA-A1
(1)' at pc=0x6085c598: bus=5,device=1,function=0,reg=0x10
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x48900000) for device 'PA-A1
(1)' at pc=0x6085c5a4: bus=5,device=1,function=0,reg=0x10
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x00000000) for device 'PA-A1
(1)' at pc=0x6085c598: bus=5,device=1,function=0,reg=0x30
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x00000000) for device 'PA-A1
(1)' at pc=0x6085c5a4: bus=5,device=1,function=0,reg=0x30
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x48980000) for device 'PA-A1
(1)' at pc=0x6085c598: bus=5,device=1,function=0,reg=0x18
Nov 23 14:50:09.644 CPU0: PCI: write request (data=0x48980000) for device 'PA-A1
(1)' at pc=0x6085c5a4: bus=5,device=1,function=0,reg=0x18
Nov 23 14:50:09.737 PA-A1(1): reset issued.
Nov 23 14:50:09.737 CPU0: PCI: write request (data=0x00000006) for device 'PA-A1
(1)' at pc=0x6085c598: bus=5,device=0,function=0,reg=0x04
Nov 23 14:50:09.737 CPU0: PCI: write request (data=0x00000006) for device 'PA-A1
(1)' at pc=0x6085c5a4: bus=5,device=0,function=0,reg=0x04
Nov 23 14:50:09.737 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6ec: bus=11,device=0,function=0,reg=0x00
Nov 23 14:50:09.737 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6f0: bus=11,device=0,function=0,reg=0x00
Nov 23 14:50:09.737 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6ec: bus=11,device=0,function=0,reg=0x00
Nov 23 14:50:09.737 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6f0: bus=11,device=0,function=0,reg=0x00
Nov 23 14:50:09.737 CPU0: PCI: write request (data=0x00000006) for device 'PA-FE

-TX(2)' at pc=0x6085c5b8: bus=11,device=0,function=0,reg=0x04


Nov 23 14:50:09.737 CPU0: PCI: write request (data=0x00000006) for device 'PA-FE
-TX(2)' at pc=0x6085c5c4: bus=11,device=0,function=0,reg=0x04
Nov 23 14:50:09.737 CPU0: PCI: write request (data=0x4d000000) for device 'PA-FE
-TX(2)' at pc=0x6085c5b8: bus=11,device=0,function=0,reg=0x14
Nov 23 14:50:09.737 PA-FE-TX(2): registers are mapped at 0x4d000000
Nov 23 14:50:09.737 CPU0: PCI: write request (data=0x4d000000) for device 'PA-FE
-TX(2)' at pc=0x6085c5c4: bus=11,device=0,function=0,reg=0x14
Nov 23 14:50:09.737 PA-FE-TX(2): registers are mapped at 0x4d000000
Nov 23 14:50:09.737 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-FE
-TX(2)' at pc=0x6085c5b8: bus=11,device=0,function=0,reg=0x0c
Nov 23 14:50:09.737 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-FE
-TX(2)' at pc=0x6085c5c4: bus=11,device=0,function=0,reg=0x0c
Nov 23 14:50:09.737 CPU0: JIT: flushing data structures (compiled pages=237)
Nov 23 14:50:09.768 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6ec: bus=11,device=0,function=0,reg=0x08
Nov 23 14:50:09.768 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6f0: bus=11,device=0,function=0,reg=0x08
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=1,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=1,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=2,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=2,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=3,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=3,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=4,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=4,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=5,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=5,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=6,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=6,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=7,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=7,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=8,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=8,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=9,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=9,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=10,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=10,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=11,function=0,reg=0x00).

Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=11,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=12,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=12,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=13,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=13,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=14,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=14,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6ec
(bus=11,device=15,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for unknown device at pc=0x6085c6f0
(bus=11,device=15,function=0,reg=0x00).
Nov 23 14:50:09.784 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6dc: bus=6,device=0,function=0,reg=0x00
Nov 23 14:50:09.784 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6e0: bus=6,device=0,function=0,reg=0x00
Nov 23 14:50:09.784 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6dc: bus=6,device=0,function=0,reg=0x00
Nov 23 14:50:09.784 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6e0: bus=6,device=0,function=0,reg=0x00
Nov 23 14:50:09.784 CPU0: PCI: write request (data=0x00000156) for device 'PA-2F
E-TX(3)' at pc=0x6085c598: bus=6,device=0,function=0,reg=0x04
Nov 23 14:50:09.784 CPU0: PCI: write request (data=0x00000156) for device 'PA-2F
E-TX(3)' at pc=0x6085c5a4: bus=6,device=0,function=0,reg=0x04
Nov 23 14:50:09.784 CPU0: PCI: write request (data=0x49000000) for device 'PA-2F
E-TX(3)' at pc=0x6085c598: bus=6,device=0,function=0,reg=0x10
Nov 23 14:50:09.784 PA-2FE-TX(3): registers are mapped at 0x49000000
Nov 23 14:50:09.784 CPU0: PCI: write request (data=0x49000000) for device 'PA-2F
E-TX(3)' at pc=0x6085c5a4: bus=6,device=0,function=0,reg=0x10
Nov 23 14:50:09.784 PA-2FE-TX(3): registers are mapped at 0x49000000
Nov 23 14:50:09.784 CPU0: PCI: write request (data=0x00000000) for device 'PA-2F
E-TX(3)' at pc=0x6085c598: bus=6,device=0,function=0,reg=0x14
Nov 23 14:50:09.784 CPU0: PCI: write request (data=0x00000000) for device 'PA-2F
E-TX(3)' at pc=0x6085c5a4: bus=6,device=0,function=0,reg=0x14
Nov 23 14:50:09.784 CPU0: PCI: write request (data=0x0000ff10) for device 'PA-2F
E-TX(3)' at pc=0x6085c598: bus=6,device=0,function=0,reg=0x0c
Nov 23 14:50:09.784 CPU0: PCI: write request (data=0x0000ff10) for device 'PA-2F
E-TX(3)' at pc=0x6085c5a4: bus=6,device=0,function=0,reg=0x0c
Nov 23 14:50:09.784 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6dc: bus=6,device=0,function=0,reg=0x00
Nov 23 14:50:09.784 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6e0: bus=6,device=0,function=0,reg=0x00
Nov 23 14:50:09.784 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6dc: bus=6,device=0,function=0,reg=0x08
Nov 23 14:50:09.784 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6e0: bus=6,device=0,function=0,reg=0x08
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6dc: bus=6,device=1,function=0,reg=0x00
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6e0: bus=6,device=1,function=0,reg=0x00
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6dc: bus=6,device=1,function=0,reg=0x00
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6e0: bus=6,device=1,function=0,reg=0x00

Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x00000156) for device 'PA-2F
E-TX(3)' at pc=0x6085c598: bus=6,device=1,function=0,reg=0x04
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x00000156) for device 'PA-2F
E-TX(3)' at pc=0x6085c5a4: bus=6,device=1,function=0,reg=0x04
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x49020000) for device 'PA-2F
E-TX(3)' at pc=0x6085c598: bus=6,device=1,function=0,reg=0x10
Nov 23 14:50:09.800 PA-2FE-TX(3): registers are mapped at 0x49020000
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x49020000) for device 'PA-2F
E-TX(3)' at pc=0x6085c5a4: bus=6,device=1,function=0,reg=0x10
Nov 23 14:50:09.800 PA-2FE-TX(3): registers are mapped at 0x49020000
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x00000000) for device 'PA-2F
E-TX(3)' at pc=0x6085c598: bus=6,device=1,function=0,reg=0x14
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x00000000) for device 'PA-2F
E-TX(3)' at pc=0x6085c5a4: bus=6,device=1,function=0,reg=0x14
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x0000ff10) for device 'PA-2F
E-TX(3)' at pc=0x6085c598: bus=6,device=1,function=0,reg=0x0c
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x0000ff10) for device 'PA-2F
E-TX(3)' at pc=0x6085c5a4: bus=6,device=1,function=0,reg=0x0c
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6dc: bus=6,device=1,function=0,reg=0x00
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6e0: bus=6,device=1,function=0,reg=0x00
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6dc: bus=6,device=1,function=0,reg=0x08
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-2FE-TX(3)' at pc=0x60
85c6e0: bus=6,device=1,function=0,reg=0x08
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-4T+(4)' at pc=0x6085c
6ec: bus=12,device=0,function=0,reg=0x00
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-4T+(4)' at pc=0x6085c
6f0: bus=12,device=0,function=0,reg=0x00
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-4T+(4)' at pc=0x6085c
6ec: bus=12,device=0,function=0,reg=0x00
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-4T+(4)' at pc=0x6085c
6f0: bus=12,device=0,function=0,reg=0x00
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x4d800000) for device 'PA-4T
+(4)' at pc=0x6085c5b8: bus=12,device=0,function=0,reg=0x10
Nov 23 14:50:09.800 PA-4T+(4): registers are mapped at 0x4d800000
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x4d800000) for device 'PA-4T
+(4)' at pc=0x6085c5c4: bus=12,device=0,function=0,reg=0x10
Nov 23 14:50:09.800 PA-4T+(4): registers are mapped at 0x4d800000
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x4d802000) for device 'PA-4T
+(4)' at pc=0x6085c5b8: bus=12,device=0,function=0,reg=0x14
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x4d802000) for device 'PA-4T
+(4)' at pc=0x6085c5c4: bus=12,device=0,function=0,reg=0x14
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x00000008) for device 'PA-4T
+(4)' at pc=0x6085c5b8: bus=12,device=0,function=0,reg=0x40
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x00000008) for device 'PA-4T
+(4)' at pc=0x6085c5c4: bus=12,device=0,function=0,reg=0x40
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x0000f800) for device 'PA-4T
+(4)' at pc=0x6085c5b8: bus=12,device=0,function=0,reg=0x0c
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x0000f800) for device 'PA-4T
+(4)' at pc=0x6085c5c4: bus=12,device=0,function=0,reg=0x0c
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x00000006) for device 'PA-4T
+(4)' at pc=0x6085c5b8: bus=12,device=0,function=0,reg=0x04
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x00000006) for device 'PA-4T
+(4)' at pc=0x6085c5c4: bus=12,device=0,function=0,reg=0x04
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-4T+(4)' at pc=0x6085c
6ec: bus=12,device=0,function=0,reg=0x08
Nov 23 14:50:09.800 CPU0: PCI: read request for device 'PA-4T+(4)' at pc=0x6085c
6f0: bus=12,device=0,function=0,reg=0x08

Nov 23 14:50:09.800 PA-4T+(4): channel 0: unknown value for CRC ctrl reg 0x0600
Nov 23 14:50:09.800 PA-4T+(4): channel 0: CRC size set to 0x0002
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x0000f800) for device 'PA-4T
+(4)' at pc=0x6085c5b8: bus=12,device=0,function=0,reg=0x0c
Nov 23 14:50:09.800 CPU0: PCI: write request (data=0x0000f800) for device 'PA-4T
+(4)' at pc=0x6085c5c4: bus=12,device=0,function=0,reg=0x0c
Nov 23 14:50:09.800 PA-4T+(4): channel 0: unknown value for CRC ctrl reg 0x0000
Nov 23 14:50:09.800 PA-4T+(4): channel 0: CRC size set to 0x0002
Nov 23 14:50:09.815 PA-4T+(4): channel 0 disabled
Nov 23 14:50:09.815 PA-4T+(4): channel 0 disabled
Nov 23 14:50:09.815 PA-4T+(4): channel 0: CRC size set to 0x0002
Nov 23 14:50:09.815 PA-4T+(4): channel 0: clock rate set to 2016000
Nov 23 14:50:09.815 PA-4T+(4): channel 0 enabled
Nov 23 14:50:09.815 PA-4T+(4): channel 1 disabled
Nov 23 14:50:09.815 PA-4T+(4): channel 1 disabled
Nov 23 14:50:09.815 PA-4T+(4): channel 1: CRC size set to 0x0002
Nov 23 14:50:09.815 PA-4T+(4): channel 1: clock rate set to 2016000
Nov 23 14:50:09.815 PA-4T+(4): channel 1 enabled
Nov 23 14:50:09.815 PA-4T+(4): channel 2 disabled
Nov 23 14:50:09.815 PA-4T+(4): channel 2 disabled
Nov 23 14:50:09.815 PA-4T+(4): channel 2: CRC size set to 0x0002
Nov 23 14:50:09.815 PA-4T+(4): channel 2: clock rate set to 2016000
Nov 23 14:50:09.815 PA-4T+(4): channel 2 enabled
Nov 23 14:50:09.815 PA-4T+(4): channel 3 disabled
Nov 23 14:50:09.815 PA-4T+(4): channel 3 disabled
Nov 23 14:50:09.815 PA-4T+(4): channel 3: CRC size set to 0x0002
Nov 23 14:50:09.815 PA-4T+(4): channel 3: clock rate set to 2016000
Nov 23 14:50:09.815 PA-4T+(4): channel 3 enabled
Nov 23 14:50:09.815 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=0,function=0,reg=0x00
Nov 23 14:50:09.815 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=0,function=0,reg=0x00
Nov 23 14:50:09.815 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=0,function=0,reg=0x00
Nov 23 14:50:09.815 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=0,function=0,reg=0x00
Nov 23 14:50:09.815 CPU0: PCI: write request (data=0x49800000) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=0,function=0,reg=0x14
Nov 23 14:50:09.815 PA-8E(5): registers are mapped at 0x49800000
Nov 23 14:50:09.815 CPU0: PCI: write request (data=0x49800000) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=0,function=0,reg=0x14
Nov 23 14:50:09.815 PA-8E(5): registers are mapped at 0x49800000
Nov 23 14:50:09.815 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=0,function=0,reg=0x04
Nov 23 14:50:09.815 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=0,function=0,reg=0x04
Nov 23 14:50:09.815 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=0,function=0,reg=0x0c
Nov 23 14:50:09.815 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=0,function=0,reg=0x0c
Nov 23 14:50:09.815 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=0,function=0,reg=0x00
Nov 23 14:50:09.815 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=0,function=0,reg=0x00
Nov 23 14:50:09.831 PA-8E(5): fetching init block at address 0x0e17c140
Nov 23 14:50:09.831 PA-8E(5): rx_ring = 0x0e1fd840 (64), tx_ring = 0x0e478a40 (1
28)
Nov 23 14:50:09.831 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=1,function=0,reg=0x00

Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=1,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=1,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=1,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x49820000) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=1,function=0,reg=0x14
Nov 23 14:50:09.831 PA-8E(5): registers are mapped at 0x49820000
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x49820000) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=1,function=0,reg=0x14
Nov 23 14:50:09.831 PA-8E(5): registers are mapped at 0x49820000
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=1,function=0,reg=0x04
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=1,function=0,reg=0x04
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=1,function=0,reg=0x0c
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=1,function=0,reg=0x0c
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=1,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=1,function=0,reg=0x00
Nov 23 14:50:09.831 PA-8E(5): fetching init block at address 0x0e18c240
Nov 23 14:50:09.831 PA-8E(5): rx_ring = 0x0e319140 (64), tx_ring = 0x0e48c2c0 (1
28)
Nov 23 14:50:09.831 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=2,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=2,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=2,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=2,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x49840000) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=2,function=0,reg=0x14
Nov 23 14:50:09.831 PA-8E(5): registers are mapped at 0x49840000
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x49840000) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=2,function=0,reg=0x14
Nov 23 14:50:09.831 PA-8E(5): registers are mapped at 0x49840000
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=2,function=0,reg=0x04
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=2,function=0,reg=0x04
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=2,function=0,reg=0x0c
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=2,function=0,reg=0x0c
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=2,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=2,function=0,reg=0x00
Nov 23 14:50:09.831 PA-8E(5): fetching init block at address 0x0e19c340
Nov 23 14:50:09.831 PA-8E(5): rx_ring = 0x0e31a840 (64), tx_ring = 0x0e49fb40 (1
28)
Nov 23 14:50:09.831 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=3,function=0,reg=0x00

Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=3,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=3,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=3,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x49860000) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=3,function=0,reg=0x14
Nov 23 14:50:09.831 PA-8E(5): registers are mapped at 0x49860000
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x49860000) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=3,function=0,reg=0x14
Nov 23 14:50:09.831 PA-8E(5): registers are mapped at 0x49860000
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=3,function=0,reg=0x04
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=3,function=0,reg=0x04
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=3,function=0,reg=0x0c
Nov 23 14:50:09.831 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=3,function=0,reg=0x0c
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=3,function=0,reg=0x00
Nov 23 14:50:09.831 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=3,function=0,reg=0x00
Nov 23 14:50:09.831 PA-8E(5): fetching init block at address 0x0e1ac440
Nov 23 14:50:09.831 PA-8E(5): rx_ring = 0x0e3ad840 (64), tx_ring = 0x0e4b33c0 (1
28)
Nov 23 14:50:09.831 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=4,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=4,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=4,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=4,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x49880000) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=4,function=0,reg=0x14
Nov 23 14:50:09.846 PA-8E(5): registers are mapped at 0x49880000
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x49880000) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=4,function=0,reg=0x14
Nov 23 14:50:09.846 PA-8E(5): registers are mapped at 0x49880000
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=4,function=0,reg=0x04
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=4,function=0,reg=0x04
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=4,function=0,reg=0x0c
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=4,function=0,reg=0x0c
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=4,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=4,function=0,reg=0x00
Nov 23 14:50:09.846 PA-8E(5): fetching init block at address 0x0e1bc540
Nov 23 14:50:09.846 PA-8E(5): rx_ring = 0x0e319580 (64), tx_ring = 0x0e4c6c40 (1
28)
Nov 23 14:50:09.846 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=5,function=0,reg=0x00

Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=5,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=5,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=5,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x498a0000) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=5,function=0,reg=0x14
Nov 23 14:50:09.846 PA-8E(5): registers are mapped at 0x498a0000
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x498a0000) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=5,function=0,reg=0x14
Nov 23 14:50:09.846 PA-8E(5): registers are mapped at 0x498a0000
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=5,function=0,reg=0x04
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=5,function=0,reg=0x04
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=5,function=0,reg=0x0c
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=5,function=0,reg=0x0c
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=5,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=5,function=0,reg=0x00
Nov 23 14:50:09.846 PA-8E(5): fetching init block at address 0x0e1cc640
Nov 23 14:50:09.846 PA-8E(5): rx_ring = 0x0e4da4c0 (64), tx_ring = 0x0e4da900 (1
28)
Nov 23 14:50:09.846 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=6,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=6,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=6,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=6,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x498c0000) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=6,function=0,reg=0x14
Nov 23 14:50:09.846 PA-8E(5): registers are mapped at 0x498c0000
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x498c0000) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=6,function=0,reg=0x14
Nov 23 14:50:09.846 PA-8E(5): registers are mapped at 0x498c0000
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=6,function=0,reg=0x04
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=6,function=0,reg=0x04
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=6,function=0,reg=0x0c
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=6,function=0,reg=0x0c
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=6,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=6,function=0,reg=0x00
Nov 23 14:50:09.846 PA-8E(5): fetching init block at address 0x0e1dc740
Nov 23 14:50:09.846 PA-8E(5): rx_ring = 0x0e4ee180 (64), tx_ring = 0x0e4ee5c0 (1
28)
Nov 23 14:50:09.846 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=7,function=0,reg=0x00

Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=7,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=7,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=7,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x498e0000) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=7,function=0,reg=0x14
Nov 23 14:50:09.846 PA-8E(5): registers are mapped at 0x498e0000
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x498e0000) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=7,function=0,reg=0x14
Nov 23 14:50:09.846 PA-8E(5): registers are mapped at 0x498e0000
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=7,function=0,reg=0x04
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x00000006) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=7,function=0,reg=0x04
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c598: bus=7,device=7,function=0,reg=0x0c
Nov 23 14:50:09.846 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-8E
(5)' at pc=0x6085c5a4: bus=7,device=7,function=0,reg=0x0c
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
dc: bus=7,device=7,function=0,reg=0x00
Nov 23 14:50:09.846 CPU0: PCI: read request for device 'PA-8E(5)' at pc=0x6085c6
e0: bus=7,device=7,function=0,reg=0x00
Nov 23 14:50:09.862 PA-8E(5): fetching init block at address 0x0e1ec840
Nov 23 14:50:09.862 PA-8E(5): rx_ring = 0x0e501e40 (64), tx_ring = 0x0e502280 (1
28)
Nov 23 14:50:09.862 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)_RX' at pc=
0x6085c6ec: bus=13,device=0,function=0,reg=0x00
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)_RX' at pc=
0x6085c6f0: bus=13,device=0,function=0,reg=0x00
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x04
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x6 to PLX PCI register 0x4
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x04
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x6 to PLX PCI register 0x4
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x0c
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x0c
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x4e000000 to PLX PCI register 0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: PLX registers are mapped at 0x4e000000
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x4e000000 to PLX PCI register 0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: PLX registers are mapped at 0x4e000000
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x14
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x14
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e200000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x18

Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x4e200000 to PLX PCI register 0x18


Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: device 0 mapped at 0x4e200000, size=0x1000
00
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e200000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x18
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x4e200000 to PLX PCI register 0x18
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: device 0 mapped at 0x4e200000, size=0x1000
00
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x30
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x30
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)_RX' at pc=
0x6085c6ec: bus=13,device=0,function=0,reg=0x00
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)_RX' at pc=
0x6085c6f0: bus=13,device=0,function=0,reg=0x00
Nov 23 14:50:09.862 PA-POS-OC3(6)_RX: device 0 mapped at 0x4e200000, size=0x200
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x4, value=0x2
00001, pc=0x604c5ee0 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x14, value=0x
1f, pc=0x604c5ee4 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x18, value=0x
4103010b, pc=0x604c5ee8 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x1c, value=0x
0, pc=0x604c5eec (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x20, value=0x
0, pc=0x604c5ef0 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x28, value=0x
9, pc=0x604c5ef4 (size=4)
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x04
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x6 to PLX PCI register 0x4
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x04
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x6 to PLX PCI register 0x4
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x0c
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x0c
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e010000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x4e010000 to PLX PCI register 0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: PLX registers are mapped at 0x4e010000
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e010000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x4e010000 to PLX PCI register 0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: PLX registers are mapped at 0x4e010000
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x14
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x14
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e300000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x18
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x4e300000 to PLX PCI register 0x18

Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: device 0 mapped at 0x4e300000, size=0x1000


00
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e300000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x18
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x4e300000 to PLX PCI register 0x18
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: device 0 mapped at 0x4e300000, size=0x1000
00
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x30
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x30
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)_TX' at pc=
0x6085c6ec: bus=13,device=1,function=0,reg=0x00
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)_TX' at pc=
0x6085c6f0: bus=13,device=1,function=0,reg=0x00
Nov 23 14:50:09.862 PA-POS-OC3(6)_TX: device 0 mapped at 0x4e300000, size=0x200
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x4, value=0x3
00001, pc=0x604c6008 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x14, value=0x
1f, pc=0x604c600c (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x18, value=0x
4103010b, pc=0x604c6010 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x1c, value=0x
0, pc=0x604c6014 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x20, value=0x
0, pc=0x604c6018 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x28, value=0x
9, pc=0x604c601c (size=4)
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000002) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x04
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x2 to PLX PCI register 0x4
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000002) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x04
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x2 to PLX PCI register 0x4
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x0c
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x0c
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e020000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x4e020000 to PLX PCI register 0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: PLX registers are mapped at 0x4e020000
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e020000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x4e020000 to PLX PCI register 0x10
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: PLX registers are mapped at 0x4e020000
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x14
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x14
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e400000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x18
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x4e400000 to PLX PCI register 0x18
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: device 0 mapped at 0x4e400000, size=0x1000

00
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e400000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x18
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x4e400000 to PLX PCI register 0x18
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: device 0 mapped at 0x4e400000, size=0x1000
00
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x30
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x30
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)_CS' at pc=
0x6085c6ec: bus=13,device=2,function=0,reg=0x00
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)_CS' at pc=
0x6085c6f0: bus=13,device=2,function=0,reg=0x00
Nov 23 14:50:09.862 PA-POS-OC3(6)_CS: device 0 mapped at 0x4e400000, size=0x4000
00
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x4, value=0x4
00001, pc=0x604c6134 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x14, value=0x
1f, pc=0x604c6138 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x18, value=0x
40000143, pc=0x604c613c (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x1c, value=0x
0, pc=0x604c6140 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x20, value=0x
0, pc=0x604c6144 (size=4)
Nov 23 14:50:09.862 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x28, value=0x
9, pc=0x604c6148 (size=4)
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5b8: bus=13,device=3,function=0,reg=0x04
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5c4: bus=13,device=3,function=0,reg=0x04
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5b8: bus=13,device=3,function=0,reg=0x0c
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5c4: bus=13,device=3,function=0,reg=0x0c
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e030000) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5b8: bus=13,device=3,function=0,reg=0x10
Nov 23 14:50:09.862 PA-POS-OC3(6): registers are mapped at 0x4e030000
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x4e030000) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5c4: bus=13,device=3,function=0,reg=0x10
Nov 23 14:50:09.862 PA-POS-OC3(6): registers are mapped at 0x4e030000
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5b8: bus=13,device=3,function=0,reg=0x30
Nov 23 14:50:09.862 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5c4: bus=13,device=3,function=0,reg=0x30
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)' at pc=0x6
085c6ec: bus=13,device=3,function=0,reg=0x00
Nov 23 14:50:09.862 CPU0: PCI: read request for device 'PA-POS-OC3(6)' at pc=0x6
085c6f0: bus=13,device=3,function=0,reg=0x00
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x04
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x6 to PLX PCI register 0x4
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x04
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x6 to PLX PCI register 0x4
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x0c

Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0xff00 to PLX PCI register 0xc


Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x0c
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x4e000000 to PLX PCI register 0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: PLX registers are mapped at 0x4e000000
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x4e000000 to PLX PCI register 0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: PLX registers are mapped at 0x4e000000
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x14
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x14
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e200000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x4e200000 to PLX PCI register 0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: device 0 mapped at 0x4e200000, size=0x200
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e200000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x4e200000 to PLX PCI register 0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: device 0 mapped at 0x4e200000, size=0x200
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5b8: bus=13,device=0,function=0,reg=0x30
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_RX' at pc=0x6085c5c4: bus=13,device=0,function=0,reg=0x30
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:10.720 CPU0: PCI: read request for device 'PA-POS-OC3(6)_RX' at pc=
0x6085c6ec: bus=13,device=0,function=0,reg=0x00
Nov 23 14:50:10.720 CPU0: PCI: read request for device 'PA-POS-OC3(6)_RX' at pc=
0x6085c6f0: bus=13,device=0,function=0,reg=0x00
Nov 23 14:50:10.720 PA-POS-OC3(6)_RX: device 0 mapped at 0x4e200000, size=0x200
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x4, value=0x2
00001, pc=0x604c5ee0 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x14, value=0x
1f, pc=0x604c5ee4 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x18, value=0x
4103010b, pc=0x604c5ee8 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x1c, value=0x
0, pc=0x604c5eec (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x20, value=0x
0, pc=0x604c5ef0 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_RX: write to handled addr 0x28, value=0x
9, pc=0x604c5ef4 (size=4)
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x04
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x6 to PLX PCI register 0x4
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x04
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x6 to PLX PCI register 0x4
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x0c
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x0c

Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0xff00 to PLX PCI register 0xc


Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e010000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x4e010000 to PLX PCI register 0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: PLX registers are mapped at 0x4e010000
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e010000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x4e010000 to PLX PCI register 0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: PLX registers are mapped at 0x4e010000
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x14
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x14
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e300000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x4e300000 to PLX PCI register 0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: device 0 mapped at 0x4e300000, size=0x200
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e300000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x4e300000 to PLX PCI register 0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: device 0 mapped at 0x4e300000, size=0x200
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5b8: bus=13,device=1,function=0,reg=0x30
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_TX' at pc=0x6085c5c4: bus=13,device=1,function=0,reg=0x30
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:10.720 CPU0: PCI: read request for device 'PA-POS-OC3(6)_TX' at pc=
0x6085c6ec: bus=13,device=1,function=0,reg=0x00
Nov 23 14:50:10.720 CPU0: PCI: read request for device 'PA-POS-OC3(6)_TX' at pc=
0x6085c6f0: bus=13,device=1,function=0,reg=0x00
Nov 23 14:50:10.720 PA-POS-OC3(6)_TX: device 0 mapped at 0x4e300000, size=0x200
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x4, value=0x3
00001, pc=0x604c6008 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x14, value=0x
1f, pc=0x604c600c (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x18, value=0x
4103010b, pc=0x604c6010 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x1c, value=0x
0, pc=0x604c6014 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x20, value=0x
0, pc=0x604c6018 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_TX: write to handled addr 0x28, value=0x
9, pc=0x604c601c (size=4)
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000002) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x04
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x2 to PLX PCI register 0x4
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000002) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x04
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x2 to PLX PCI register 0x4
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x0c
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x0c
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0xff00 to PLX PCI register 0xc
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e020000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x10

Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x4e020000 to PLX PCI register 0x10


Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: PLX registers are mapped at 0x4e020000
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e020000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x4e020000 to PLX PCI register 0x10
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: PLX registers are mapped at 0x4e020000
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x14
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x14
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x0 to PLX PCI register 0x14
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e400000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x4e400000 to PLX PCI register 0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: device 0 mapped at 0x4e400000, size=0x4000
00
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e400000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x4e400000 to PLX PCI register 0x18
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: device 0 mapped at 0x4e400000, size=0x4000
00
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5b8: bus=13,device=2,function=0,reg=0x30
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)_CS' at pc=0x6085c5c4: bus=13,device=2,function=0,reg=0x30
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: write 0x0 to PLX PCI register 0x30
Nov 23 14:50:10.720 CPU0: PCI: read request for device 'PA-POS-OC3(6)_CS' at pc=
0x6085c6ec: bus=13,device=2,function=0,reg=0x00
Nov 23 14:50:10.720 CPU0: PCI: read request for device 'PA-POS-OC3(6)_CS' at pc=
0x6085c6f0: bus=13,device=2,function=0,reg=0x00
Nov 23 14:50:10.720 PA-POS-OC3(6)_CS: device 0 mapped at 0x4e400000, size=0x4000
00
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x4, value=0x4
00001, pc=0x604c6134 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x14, value=0x
1f, pc=0x604c6138 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x18, value=0x
40000143, pc=0x604c613c (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x1c, value=0x
0, pc=0x604c6140 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x20, value=0x
0, pc=0x604c6144 (size=4)
Nov 23 14:50:10.720 CPU0: PA-POS-OC3(6)_CS: write to handled addr 0x28, value=0x
9, pc=0x604c6148 (size=4)
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5b8: bus=13,device=3,function=0,reg=0x04
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000006) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5c4: bus=13,device=3,function=0,reg=0x04
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5b8: bus=13,device=3,function=0,reg=0x0c
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x0000ff00) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5c4: bus=13,device=3,function=0,reg=0x0c
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e030000) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5b8: bus=13,device=3,function=0,reg=0x10
Nov 23 14:50:10.720 PA-POS-OC3(6): registers are mapped at 0x4e030000
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x4e030000) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5c4: bus=13,device=3,function=0,reg=0x10
Nov 23 14:50:10.720 PA-POS-OC3(6): registers are mapped at 0x4e030000

Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5b8: bus=13,device=3,function=0,reg=0x30
Nov 23 14:50:10.720 CPU0: PCI: write request (data=0x00000000) for device 'PA-PO
S-OC3(6)' at pc=0x6085c5c4: bus=13,device=3,function=0,reg=0x30
Nov 23 14:50:10.720 CPU0: PCI: read request for device 'PA-POS-OC3(6)' at pc=0x6
085c6ec: bus=13,device=3,function=0,reg=0x00
Nov 23 14:50:10.720 CPU0: PCI: read request for device 'PA-POS-OC3(6)' at pc=0x6
085c6f0: bus=13,device=3,function=0,reg=0x00
Nov 23 14:50:11.438 CPU0: PA-POS-OC3(6)_CS: CRC size set to 0x0002
Nov 23 14:50:11.438 CPU0: PA-POS-OC3(6)_CS: CRC size set to 0x0002
Nov 23 14:50:11.438 CPU0: PA-POS-OC3(6)_CS: CRC size set to 0x0002
Nov 23 14:50:11.438 CPU0: JIT: partial JIT flush (count=154)
Nov 23 14:50:11.469 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6ec: bus=11,device=0,function=0,reg=0x08
Nov 23 14:50:11.469 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6f0: bus=11,device=0,function=0,reg=0x08
Nov 23 14:50:11.469 PA-8E(5): fetching init block at address 0x0e17c140
Nov 23 14:50:11.469 PA-8E(5): rx_ring = 0x0e1fd840 (64), tx_ring = 0x0e478a40 (1
28)
Nov 23 14:50:11.469 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:11.469 PA-8E(5): fetching init block at address 0x0e18c240
Nov 23 14:50:11.469 PA-8E(5): rx_ring = 0x0e319140 (64), tx_ring = 0x0e48c2c0 (1
28)
Nov 23 14:50:11.469 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:11.469 PA-8E(5): fetching init block at address 0x0e19c340
Nov 23 14:50:11.469 PA-8E(5): rx_ring = 0x0e31a840 (64), tx_ring = 0x0e49fb40 (1
28)
Nov 23 14:50:11.469 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:11.469 PA-8E(5): fetching init block at address 0x0e1ac440
Nov 23 14:50:11.469 PA-8E(5): rx_ring = 0x0e3ad840 (64), tx_ring = 0x0e4b33c0 (1
28)
Nov 23 14:50:11.469 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:11.469 PA-8E(5): fetching init block at address 0x0e1bc540
Nov 23 14:50:11.469 PA-8E(5): rx_ring = 0x0e319580 (64), tx_ring = 0x0e4c6c40 (1
28)
Nov 23 14:50:11.469 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:11.469 PA-8E(5): fetching init block at address 0x0e1cc640
Nov 23 14:50:11.469 PA-8E(5): rx_ring = 0x0e4da4c0 (64), tx_ring = 0x0e4da900 (1
28)
Nov 23 14:50:11.469 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:11.469 PA-8E(5): fetching init block at address 0x0e1dc740
Nov 23 14:50:11.469 PA-8E(5): rx_ring = 0x0e4ee180 (64), tx_ring = 0x0e4ee5c0 (1
28)
Nov 23 14:50:11.469 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:11.469 PA-8E(5): fetching init block at address 0x0e1ec840
Nov 23 14:50:11.469 PA-8E(5): rx_ring = 0x0e501e40 (64), tx_ring = 0x0e502280 (1
28)
Nov 23 14:50:11.469 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:11.500 CPU0: JIT: flushing data structures (compiled pages=265)
Nov 23 14:50:11.586 CPU0: JIT: partial JIT flush (count=194)
Nov 23 14:50:11.648 CPU0: JIT: flushing data structures (compiled pages=264)
Nov 23 14:50:11.695 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6ec: bus=11,device=0,function=0,reg=0x08
Nov 23 14:50:11.695 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
5c6f0: bus=11,device=0,function=0,reg=0x08
Nov 23 14:50:11.695 PA-8E(5): fetching init block at address 0x0e17c140
Nov 23 14:50:11.695 PA-8E(5): rx_ring = 0x0e1fd840 (64), tx_ring = 0x0e478a40 (1
28)
Nov 23 14:50:11.695 PA-8E(5): CSR0 = 0x0101
Nov 23 14:50:11.710 PA-8E(5): fetching init block at address 0x0e18c240

Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
Nov 23
5c6ec:
Nov 23
5c6f0:
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)

14:50:11.710 PA-8E(5): rx_ring = 0x0e319140 (64), tx_ring = 0x0e48c2c0 (1


14:50:11.710 PA-8E(5): CSR0 = 0x0101
14:50:11.710 PA-8E(5): fetching init block at address 0x0e19c340
14:50:11.710 PA-8E(5): rx_ring = 0x0e31a840 (64), tx_ring = 0x0e49fb40 (1
14:50:11.710 PA-8E(5): CSR0 = 0x0101
14:50:11.710 PA-8E(5): fetching init block at address 0x0e1ac440
14:50:11.710 PA-8E(5): rx_ring = 0x0e3ad840 (64), tx_ring = 0x0e4b33c0 (1
14:50:11.710 PA-8E(5): CSR0 = 0x0101
14:50:11.710 PA-8E(5): fetching init block at address 0x0e1bc540
14:50:11.710 PA-8E(5): rx_ring = 0x0e319580 (64), tx_ring = 0x0e4c6c40 (1
14:50:11.710 PA-8E(5): CSR0 = 0x0101
14:50:11.710 PA-8E(5): fetching init block at address 0x0e1cc640
14:50:11.710 PA-8E(5): rx_ring = 0x0e4da4c0 (64), tx_ring = 0x0e4da900 (1
14:50:11.710 PA-8E(5): CSR0 = 0x0101
14:50:11.710 PA-8E(5): fetching init block at address 0x0e1dc740
14:50:11.710 PA-8E(5): rx_ring = 0x0e4ee180 (64), tx_ring = 0x0e4ee5c0 (1
14:50:11.710 PA-8E(5): CSR0 = 0x0101
14:50:11.710 PA-8E(5): fetching init block at address 0x0e1ec840
14:50:11.710 PA-8E(5): rx_ring = 0x0e501e40 (64), tx_ring = 0x0e502280 (1
14:50:11.710 PA-8E(5): CSR0 = 0x0101
14:50:11.726 CPU0: JIT: partial JIT flush (count=189)
14:50:11.788 CPU0: JIT: flushing data structures (compiled pages=264)
14:50:11.820 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
bus=11,device=0,function=0,reg=0x08
14:50:11.820 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
bus=11,device=0,function=0,reg=0x08
14:50:11.820 PA-8E(5): fetching init block at address 0x0e17c140
14:50:11.820 PA-8E(5): rx_ring = 0x0e1fd840 (64), tx_ring = 0x0e478a40 (1
14:50:11.820 PA-8E(5): CSR0 = 0x0101
14:50:11.820 PA-8E(5): fetching init block at address 0x0e18c240
14:50:11.820 PA-8E(5): rx_ring = 0x0e319140 (64), tx_ring = 0x0e48c2c0 (1
14:50:11.820 PA-8E(5): CSR0 = 0x0101
14:50:11.820 PA-8E(5): fetching init block at address 0x0e19c340
14:50:11.820 PA-8E(5): rx_ring = 0x0e31a840 (64), tx_ring = 0x0e49fb40 (1
14:50:11.820 PA-8E(5): CSR0 = 0x0101
14:50:11.820 PA-8E(5): fetching init block at address 0x0e1ac440
14:50:11.820 PA-8E(5): rx_ring = 0x0e3ad840 (64), tx_ring = 0x0e4b33c0 (1
14:50:11.820 PA-8E(5): CSR0 = 0x0101
14:50:11.835 PA-8E(5): fetching init block at address 0x0e1bc540
14:50:11.835 PA-8E(5): rx_ring = 0x0e319580 (64), tx_ring = 0x0e4c6c40 (1
14:50:11.835 PA-8E(5): CSR0 = 0x0101
14:50:11.835 PA-8E(5): fetching init block at address 0x0e1cc640
14:50:11.835 PA-8E(5): rx_ring = 0x0e4da4c0 (64), tx_ring = 0x0e4da900 (1
14:50:11.835 PA-8E(5): CSR0 = 0x0101
14:50:11.835 PA-8E(5): fetching init block at address 0x0e1dc740
14:50:11.835 PA-8E(5): rx_ring = 0x0e4ee180 (64), tx_ring = 0x0e4ee5c0 (1

Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
5c6ec:
Nov 23
5c6f0:
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
5c6ec:
Nov 23
5c6f0:
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23

14:50:11.835 PA-8E(5): CSR0 = 0x0101


14:50:11.835 PA-8E(5): fetching init block at address 0x0e1ec840
14:50:11.835 PA-8E(5): rx_ring = 0x0e501e40 (64), tx_ring = 0x0e502280 (1
14:50:11.835 PA-8E(5): CSR0 = 0x0101
14:50:11.851 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
bus=11,device=0,function=0,reg=0x08
14:50:11.851 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
bus=11,device=0,function=0,reg=0x08
14:50:11.851 PA-8E(5): fetching init block at address 0x0e17c140
14:50:11.851 PA-8E(5): rx_ring = 0x0e1fd840 (64), tx_ring = 0x0e478a40 (1
14:50:11.851 PA-8E(5): CSR0 = 0x0101
14:50:11.851 PA-8E(5): fetching init block at address 0x0e18c240
14:50:11.851 PA-8E(5): rx_ring = 0x0e319140 (64), tx_ring = 0x0e48c2c0 (1
14:50:11.851 PA-8E(5): CSR0 = 0x0101
14:50:11.851 PA-8E(5): fetching init block at address 0x0e19c340
14:50:11.851 PA-8E(5): rx_ring = 0x0e31a840 (64), tx_ring = 0x0e49fb40 (1
14:50:11.851 PA-8E(5): CSR0 = 0x0101
14:50:11.851 PA-8E(5): fetching init block at address 0x0e1ac440
14:50:11.851 PA-8E(5): rx_ring = 0x0e3ad840 (64), tx_ring = 0x0e4b33c0 (1
14:50:11.851 PA-8E(5): CSR0 = 0x0101
14:50:11.851 PA-8E(5): fetching init block at address 0x0e1bc540
14:50:11.851 PA-8E(5): rx_ring = 0x0e319580 (64), tx_ring = 0x0e4c6c40 (1
14:50:11.851 PA-8E(5): CSR0 = 0x0101
14:50:11.851 PA-8E(5): fetching init block at address 0x0e1cc640
14:50:11.851 PA-8E(5): rx_ring = 0x0e4da4c0 (64), tx_ring = 0x0e4da900 (1
14:50:11.851 PA-8E(5): CSR0 = 0x0101
14:50:11.851 PA-8E(5): fetching init block at address 0x0e1dc740
14:50:11.851 PA-8E(5): rx_ring = 0x0e4ee180 (64), tx_ring = 0x0e4ee5c0 (1
14:50:11.851 PA-8E(5): CSR0 = 0x0101
14:50:11.851 PA-8E(5): fetching init block at address 0x0e1ec840
14:50:11.851 PA-8E(5): rx_ring = 0x0e501e40 (64), tx_ring = 0x0e502280 (1
14:50:11.851 PA-8E(5): CSR0 = 0x0101
14:50:12.085 CPU0: JIT: partial JIT flush (count=159)
14:50:12.116 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
bus=11,device=0,function=0,reg=0x08
14:50:12.116 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
bus=11,device=0,function=0,reg=0x08
14:50:12.116 PA-8E(5): fetching init block at address 0x0e17c140
14:50:12.116 PA-8E(5): rx_ring = 0x0e1fd840 (64), tx_ring = 0x0e478a40 (1
14:50:12.116 PA-8E(5): CSR0 = 0x0101
14:50:12.132 PA-8E(5): fetching init block at address 0x0e18c240
14:50:12.132 PA-8E(5): rx_ring = 0x0e319140 (64), tx_ring = 0x0e48c2c0 (1
14:50:12.132 PA-8E(5): CSR0 = 0x0101
14:50:12.132 PA-8E(5): fetching init block at address 0x0e19c340
14:50:12.132 PA-8E(5): rx_ring = 0x0e31a840 (64), tx_ring = 0x0e49fb40 (1
14:50:12.132 PA-8E(5): CSR0 = 0x0101
14:50:12.132 PA-8E(5): fetching init block at address 0x0e1ac440
14:50:12.132 PA-8E(5): rx_ring = 0x0e3ad840 (64), tx_ring = 0x0e4b33c0 (1

28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
5c6ec:
Nov 23
5c6f0:
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
28)
Nov 23
Nov 23
Nov 23
Nov 23
Nov 23
Nov 23
Nov 23

14:50:12.132 PA-8E(5): CSR0 = 0x0101


14:50:12.132 PA-8E(5): fetching init block at address 0x0e1bc540
14:50:12.132 PA-8E(5): rx_ring = 0x0e319580 (64), tx_ring = 0x0e4c6c40 (1
14:50:12.132 PA-8E(5): CSR0 = 0x0101
14:50:12.132 PA-8E(5): fetching init block at address 0x0e1cc640
14:50:12.132 PA-8E(5): rx_ring = 0x0e4da4c0 (64), tx_ring = 0x0e4da900 (1
14:50:12.132 PA-8E(5): CSR0 = 0x0101
14:50:12.132 PA-8E(5): fetching init block at address 0x0e1dc740
14:50:12.132 PA-8E(5): rx_ring = 0x0e4ee180 (64), tx_ring = 0x0e4ee5c0 (1
14:50:12.132 PA-8E(5): CSR0 = 0x0101
14:50:12.132 PA-8E(5): fetching init block at address 0x0e1ec840
14:50:12.132 PA-8E(5): rx_ring = 0x0e501e40 (64), tx_ring = 0x0e502280 (1
14:50:12.132 PA-8E(5): CSR0 = 0x0101
14:50:12.132 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
bus=11,device=0,function=0,reg=0x08
14:50:12.132 CPU0: PCI: read request for device 'PA-FE-TX(2)' at pc=0x608
bus=11,device=0,function=0,reg=0x08
14:50:12.147 PA-8E(5): fetching init block at address 0x0e17c140
14:50:12.147 PA-8E(5): rx_ring = 0x0e1fd840 (64), tx_ring = 0x0e478a40 (1
14:50:12.147 PA-8E(5): CSR0 = 0x0101
14:50:12.147 PA-8E(5): fetching init block at address 0x0e18c240
14:50:12.147 PA-8E(5): rx_ring = 0x0e319140 (64), tx_ring = 0x0e48c2c0 (1
14:50:12.147 PA-8E(5): CSR0 = 0x0101
14:50:12.147 PA-8E(5): fetching init block at address 0x0e19c340
14:50:12.147 PA-8E(5): rx_ring = 0x0e31a840 (64), tx_ring = 0x0e49fb40 (1
14:50:12.147 PA-8E(5): CSR0 = 0x0101
14:50:12.147 PA-8E(5): fetching init block at address 0x0e1ac440
14:50:12.147 PA-8E(5): rx_ring = 0x0e3ad840 (64), tx_ring = 0x0e4b33c0 (1
14:50:12.147 PA-8E(5): CSR0 = 0x0101
14:50:12.147 PA-8E(5): fetching init block at address 0x0e1bc540
14:50:12.147 PA-8E(5): rx_ring = 0x0e319580 (64), tx_ring = 0x0e4c6c40 (1
14:50:12.147 PA-8E(5): CSR0 = 0x0101
14:50:12.147 PA-8E(5): fetching init block at address 0x0e1cc640
14:50:12.147 PA-8E(5): rx_ring = 0x0e4da4c0 (64), tx_ring = 0x0e4da900 (1
14:50:12.147 PA-8E(5): CSR0 = 0x0101
14:50:12.147 PA-8E(5): fetching init block at address 0x0e1dc740
14:50:12.147 PA-8E(5): rx_ring = 0x0e4ee180 (64), tx_ring = 0x0e4ee5c0 (1
14:50:12.147 PA-8E(5): CSR0 = 0x0101
14:50:12.147 PA-8E(5): fetching init block at address 0x0e1ec840
14:50:12.147 PA-8E(5): rx_ring = 0x0e501e40 (64), tx_ring = 0x0e502280 (1
14:50:12.147
14:50:12.163
14:50:12.241
14:50:12.303
14:50:12.381
14:50:12.459
14:50:12.542

PA-8E(5): CSR0 = 0x0101


CPU0: JIT: flushing data structures (compiled pages=264)
CPU0: JIT: partial JIT flush (count=187)
CPU0: JIT: flushing data structures (compiled pages=260)
CPU0: JIT: partial JIT flush (count=197)
CPU0: JIT: flushing data structures (compiled pages=306)
CPU0: JIT: partial JIT flush (count=199)

Nov 23 14:50:12.620 CPU0: JIT: flushing data structures (compiled pages=304)


Nov 23 14:50:12.683 CPU0: JIT: partial JIT flush (count=197)
Nov 23 14:50:12.761 CPU0: JIT: flushing data structures (compiled pages=309)
Nov 23 14:50:12.885 CPU0: JIT: partial JIT flush (count=190)
Nov 23 14:50:12.948 CPU0: JIT: flushing data structures (compiled pages=314)
Nov 23 14:50:13.166 CPU0: JIT: partial JIT flush (count=121)
Nov 23 14:50:13.197 CPU0: JIT: flushing data structures (compiled pages=311)
Nov 23 14:50:13.603 CPU0: JIT: partial JIT flush (count=169)
Nov 23 14:50:13.681 CPU0: JIT: flushing data structures (compiled pages=310)
Nov 23 14:50:13.853 CPU0: JIT: partial JIT flush (count=186)
Nov 23 14:50:14.133 CPU0: JIT: flushing data structures (compiled pages=309)
Nov 23 14:50:14.289 CPU0: JIT: partial JIT flush (count=189)
Nov 23 14:50:14.383 ROM: unhandled syscall 0x0000001a at pc=0x60779868 (a1=0x64b
0e55c,a2=0x64360000,a3=0x0123a328)
Nov 23 14:50:14.383 ROM: unhandled syscall 0x00000009 at pc=0x60779868 (a1=0x000
00000,a2=0x64360000,a3=0x0123a328)
Nov 23 14:50:14.539 CPU0: JIT: flushing data structures (compiled pages=316)
Nov 23 14:50:14.601 CPU0: JIT: partial JIT flush (count=181)
Nov 23 14:50:14.664 CPU0: JIT: flushing data structures (compiled pages=309)
Nov 23 14:50:14.726 CPU0: JIT: partial JIT flush (count=186)
Nov 23 14:50:14.773 CPU0: JIT: flushing data structures (compiled pages=297)
Nov 23 14:50:14.835 CPU0: JIT: partial JIT flush (count=210)
Nov 23 14:50:14.898 CPU0: JIT: flushing data structures (compiled pages=295)
Nov 23 14:50:14.960 CPU0: JIT: partial JIT flush (count=206)
Nov 23 14:50:15.023 CPU0: JIT: flushing data structures (compiled pages=296)
Nov 23 14:50:15.085 CPU0: JIT: partial JIT flush (count=210)
Nov 23 14:50:15.147 CPU0: JIT: flushing data structures (compiled pages=295)
Nov 23 14:50:15.210 CPU0: JIT: partial JIT flush (count=210)
Nov 23 14:50:15.272 CPU0: JIT: flushing data structures (compiled pages=296)
Nov 23 14:50:15.335 CPU0: JIT: partial JIT flush (count=197)
Nov 23 14:50:15.397 CPU0: JIT: flushing data structures (compiled pages=298)
Nov 23 14:50:15.459 CPU0: JIT: partial JIT flush (count=193)
Nov 23 14:50:15.522 CPU0: JIT: flushing data structures (compiled pages=303)
Nov 23 14:50:15.631 CPU0: JIT: partial JIT flush (count=170)
Nov 23 14:50:15.693 CPU0: JIT: flushing data structures (compiled pages=384)
Nov 23 14:50:15.771 CPU0: JIT: partial JIT flush (count=173)
Nov 23 14:50:15.834 CPU0: JIT: flushing data structures (compiled pages=384)
Nov 23 14:50:15.912 CPU0: JIT: partial JIT flush (count=185)
Nov 23 14:50:16.052 CPU0: JIT: flushing data structures (compiled pages=381)
Nov 23 14:50:16.130 CPU0: JIT: partial JIT flush (count=208)
Nov 23 14:50:16.208 CPU0: JIT: flushing data structures (compiled pages=368)
Nov 23 14:50:16.208 PA-A1(1): reset issued.
Nov 23 14:50:16.224 CPU0: PCI: write request (data=0x00000006) for device 'PA-A1
(1)' at pc=0x6085c598: bus=5,device=0,function=0,reg=0x04
Nov 23 14:50:16.224 CPU0: PCI: write request (data=0x00000006) for device 'PA-A1
(1)' at pc=0x6085c5a4: bus=5,device=0,function=0,reg=0x04
Nov 23 14:50:16.364 CPU0: JIT: partial JIT flush (count=208)
Nov 23 14:50:16.442 CPU0: JIT: flushing data structures (compiled pages=373)
Nov 23 14:50:16.520 CPU0: JIT: partial JIT flush (count=196)
Nov 23 14:50:16.536 PA-4T+(4): channel 0 disabled
Nov 23 14:50:16.598 CPU0: JIT: flushing data structures (compiled pages=375)
Nov 23 14:50:16.598 PA-4T+(4): channel 1 disabled
Nov 23 14:50:16.661 CPU0: JIT: partial JIT flush (count=201)
Nov 23 14:50:16.676 PA-4T+(4): channel 2 disabled
Nov 23 14:50:16.739 CPU0: JIT: flushing data structures (compiled pages=376)
Nov 23 14:50:16.754 PA-4T+(4): channel 3 disabled
Nov 23 14:50:16.801 CPU0: JIT: partial JIT flush (count=201)
Nov 23 14:50:16.879 CPU0: JIT: flushing data structures (compiled pages=380)
Nov 23 14:50:16.941 CPU0: JIT: partial JIT flush (count=203)
Nov 23 14:50:17.004 CPU0: JIT: flushing data structures (compiled pages=381)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

14:50:17.082
14:50:17.144
14:50:17.207
14:50:17.269
14:50:17.347
14:50:17.409
14:50:17.550
14:50:17.643
14:50:17.753
14:50:17.815
14:50:17.924
14:50:18.205
14:50:18.314
14:50:18.423
14:50:18.470
14:50:18.579
14:50:18.829
14:50:19.391
14:50:19.515
14:50:19.515
14:50:19.515
14:50:19.531
14:50:19.671
14:50:23.431
14:50:25.428
14:50:32.807
14:50:33.665
14:50:40.669
14:50:44.340
14:50:48.326
14:50:51.586
14:50:52.428
14:50:54.800
14:50:58.871
14:50:59.651
14:51:03.551
14:51:03.707
14:51:07.623
14:51:13.636
14:51:17.226
14:51:51.323
14:51:51.328
14:52:07.613
14:52:10.595
14:52:18.542
14:52:28.060
14:52:28.110
14:52:28.180
14:52:28.520
14:52:30.430
14:52:46.107
14:52:46.187
14:52:56.397
14:52:56.467
14:52:56.527
14:52:56.587
14:52:56.667
14:53:00.827
14:53:00.887
14:53:00.957

CPU0: JIT: partial JIT flush (count=204)


CPU0: JIT: flushing data structures (compiled pages=383)
CPU0: JIT: partial JIT flush (count=204)
CPU0: JIT: flushing data structures (compiled pages=385)
CPU0: JIT: partial JIT flush (count=204)
CPU0: JIT: flushing data structures (compiled pages=386)
CPU0: JIT: partial JIT flush (count=178)
CPU0: JIT: flushing data structures (compiled pages=408)
CPU0: JIT: partial JIT flush (count=190)
CPU0: JIT: flushing data structures (compiled pages=411)
CPU0: JIT: partial JIT flush (count=189)
CPU0: JIT: flushing data structures (compiled pages=421)
ROM: trying to read bootvar 'RANDOM_NUM'
CPU0: JIT: partial JIT flush (count=164)
CPU0: JIT: flushing data structures (compiled pages=423)
CPU0: JIT: partial JIT flush (count=190)
CPU0: JIT: flushing data structures (compiled pages=424)
CPU0: JIT: partial JIT flush (count=157)
ROM: trying to set bootvar 'BSI=0'
ROM: trying to read bootvar 'RET_2_RCALTS'
ROM: trying to set bootvar 'RET_2_RCALTS='
CPU0: JIT: flushing data structures (compiled pages=442)
CPU0: JIT: partial JIT flush (count=163)
CPU0: JIT: flushing data structures (compiled pages=469)
CPU0: JIT: partial JIT flush (count=175)
CPU0: JIT: flushing data structures (compiled pages=483)
CPU0: JIT: partial JIT flush (count=189)
CPU0: JIT: flushing data structures (compiled pages=490)
CPU0: JIT: partial JIT flush (count=170)
CPU0: JIT: flushing data structures (compiled pages=498)
CPU0: JIT: partial JIT flush (count=170)
CPU0: JIT: flushing data structures (compiled pages=499)
CPU0: JIT: partial JIT flush (count=171)
CPU0: JIT: flushing data structures (compiled pages=506)
CPU0: JIT: partial JIT flush (count=183)
CPU0: JIT: flushing data structures (compiled pages=509)
CPU0: JIT: partial JIT flush (count=198)
CPU0: JIT: flushing data structures (compiled pages=514)
CPU0: JIT: partial JIT flush (count=169)
CPU0: JIT: flushing data structures (compiled pages=524)
ROM: trying to set bootvar 'RANDOM_NUM=1756007987'
CPU0: JIT: partial JIT flush (count=134)
CPU0: JIT: flushing data structures (compiled pages=576)
CPU0: JIT: partial JIT flush (count=177)
CPU0: JIT: flushing data structures (compiled pages=589)
CPU0: JIT: partial JIT flush (count=160)
CPU0: JIT: flushing data structures (compiled pages=592)
CPU0: JIT: partial JIT flush (count=203)
CPU0: JIT: flushing data structures (compiled pages=601)
CPU0: JIT: partial JIT flush (count=185)
CPU0: JIT: flushing data structures (compiled pages=620)
CPU0: JIT: partial JIT flush (count=203)
CPU0: JIT: flushing data structures (compiled pages=627)
CPU0: JIT: partial JIT flush (count=198)
CPU0: JIT: flushing data structures (compiled pages=623)
CPU0: JIT: partial JIT flush (count=213)
CPU0: JIT: flushing data structures (compiled pages=623)
CPU0: JIT: partial JIT flush (count=171)
CPU0: JIT: flushing data structures (compiled pages=637)
CPU0: JIT: partial JIT flush (count=211)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

14:53:01.037
14:53:01.637
14:53:03.637
14:53:07.617
14:53:14.527
14:53:16.145
14:53:16.205
14:53:16.265
14:53:16.650
14:53:34.197
14:53:34.247
14:53:34.637
14:54:00.617
14:54:02.627
14:54:02.687
14:54:02.747
14:54:04.377
14:54:04.627
14:54:06.257
14:54:06.327
14:54:07.807
14:54:07.877
14:54:07.897
14:54:07.917
14:54:07.917
14:54:07.917
14:54:07.917
14:54:07.947
14:54:08.477
14:54:09.887
14:54:09.957
14:54:10.047
14:54:10.627
14:54:11.597
14:54:13.307
14:54:18.481
14:54:20.593
14:54:31.825
14:54:31.895
14:54:32.635
14:54:38.055
14:54:38.815
14:54:38.815
14:54:38.835
14:54:38.835
14:54:38.835
14:54:38.845
14:54:39.685
14:54:39.855
14:54:39.915
14:54:42.175
14:54:46.885
14:54:47.690
14:54:54.550
14:54:54.900
14:54:59.830
14:55:05.363
14:55:05.643
14:55:07.603
14:55:08.813

CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
PA-4T+(4):
PA-4T+(4):
PA-4T+(4):
PA-4T+(4):
PA-4T+(4):
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
PA-4T+(4):
CPU0: JIT:
PA-4T+(4):
PA-4T+(4):
PA-4T+(4):
PA-4T+(4):
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:

flushing data structures (compiled pages=633)


partial JIT flush (count=198)
flushing data structures (compiled pages=643)
partial JIT flush (count=178)
flushing data structures (compiled pages=654)
partial JIT flush (count=178)
flushing data structures (compiled pages=653)
partial JIT flush (count=212)
flushing data structures (compiled pages=649)
partial JIT flush (count=148)
flushing data structures (compiled pages=676)
partial JIT flush (count=183)
flushing data structures (compiled pages=703)
partial JIT flush (count=168)
flushing data structures (compiled pages=706)
partial JIT flush (count=212)
flushing data structures (compiled pages=704)
partial JIT flush (count=187)
flushing data structures (compiled pages=708)
partial JIT flush (count=202)
flushing data structures (compiled pages=706)
partial JIT flush (count=199)
channel 0 disabled
channel 0 disabled
channel 0: CRC size set to 0x0002
channel 0: clock rate set to 2016000
channel 0 enabled
flushing data structures (compiled pages=707)
partial JIT flush (count=189)
flushing data structures (compiled pages=712)
partial JIT flush (count=208)
flushing data structures (compiled pages=703)
partial JIT flush (count=190)
flushing data structures (compiled pages=714)
partial JIT flush (count=187)
flushing data structures (compiled pages=726)
partial JIT flush (count=185)
flushing data structures (compiled pages=744)
partial JIT flush (count=203)
flushing data structures (compiled pages=743)
partial JIT flush (count=171)
channel 0 disabled
flushing data structures (compiled pages=748)
channel 0 disabled
channel 0: CRC size set to 0x0002
channel 0: clock rate set to 2016000
channel 0 enabled
partial JIT flush (count=193)
flushing data structures (compiled pages=740)
partial JIT flush (count=203)
flushing data structures (compiled pages=754)
partial JIT flush (count=171)
flushing data structures (compiled pages=754)
partial JIT flush (count=168)
flushing data structures (compiled pages=759)
partial JIT flush (count=168)
flushing data structures (compiled pages=769)
partial JIT flush (count=190)
flushing data structures (compiled pages=771)
partial JIT flush (count=184)

Nov 23 14:55:14.513 CPU0: JIT: flushing data structures (compiled pages=779)


Nov 23 14:55:16.003 CPU0: JIT: partial JIT flush (count=177)
Nov 23 14:55:16.683 CPU0: JIT: flushing data structures (compiled pages=779)
Nov 23 14:55:20.430 CPU0: JIT: partial JIT flush (count=178)
Nov 23 14:55:21.330 CPU0: JIT: flushing data structures (compiled pages=785)
Nov 23 14:55:28.820 CPU0: JIT: partial JIT flush (count=163)
Nov 23 14:55:30.630 CPU0: JIT: flushing data structures (compiled pages=796)
Nov 23 14:55:33.310 CPU0: JIT: partial JIT flush (count=172)
Nov 23 14:55:38.830 CPU0: JIT: flushing data structures (compiled pages=804)
Nov 23 14:55:39.680 CPU0: JIT: partial JIT flush (count=188)
Nov 23 14:55:42.365 CPU0: JIT: flushing data structures (compiled pages=806)
Nov 23 14:55:47.155 CPU0: JIT: partial JIT flush (count=166)
Nov 23 14:55:53.640 CPU0: JIT: flushing data structures (compiled pages=815)
Nov 23 14:55:55.060 CPU0: JIT: partial JIT flush (count=170)
Nov 23 14:55:57.330 CPU0: JIT: flushing data structures (compiled pages=816)
Nov 23 14:55:58.820 CPU0: JIT: partial JIT flush (count=168)
Nov 23 14:56:03.630 CPU0: JIT: flushing data structures (compiled pages=824)
Nov 23 14:56:04.300 CPU0: JIT: partial JIT flush (count=176)
Nov 23 14:56:06.147 CPU0: JIT: flushing data structures (compiled pages=828)
Nov 23 14:56:07.617 CPU0: JIT: partial JIT flush (count=183)
Nov 23 14:56:08.687 CPU0: JIT: flushing data structures (compiled pages=829)
Nov 23 14:56:08.817 CPU0: JIT: partial JIT flush (count=187)
Nov 23 14:56:09.747 CPU0: JIT: flushing data structures (compiled pages=834)
Nov 23 14:56:11.707 CPU0: JIT: partial JIT flush (count=178)
Nov 23 14:56:11.757 ROM: unhandled syscall 0x00000047 at pc=0x60779868 (a1=0x000
00001,a2=0x6086c2ac,a3=0x00000000)
Nov 23 14:56:11.787 CPU0: JIT: flushing data structures (compiled pages=841)
Nov 23 14:56:11.877 CPU0: JIT: partial JIT flush (count=201)
Nov 23 14:56:11.947 CPU0: JIT: flushing data structures (compiled pages=844)
Nov 23 14:56:11.977 CPU0: MP_FPGA: read from addr 0x0, pc=0x60853914
Nov 23 14:56:11.977 ROM: trying to read bootvar 'IOMEM_SIZE'
Nov 23 14:56:12.037 CPU0: JIT: partial JIT flush (count=186)
Nov 23 14:56:12.107 CPU0: JIT: flushing data structures (compiled pages=830)
Nov 23 14:56:12.187 CPU0: JIT: partial JIT flush (count=178)
Nov 23 14:56:12.297 CPU0: JIT: flushing data structures (compiled pages=835)
Nov 23 14:56:12.387 CPU0: JIT: partial JIT flush (count=185)
Nov 23 14:56:12.457 CPU0: JIT: flushing data structures (compiled pages=825)
Nov 23 14:56:12.537 CPU0: JIT: partial JIT flush (count=186)
Nov 23 14:56:12.617 CPU0: JIT: flushing data structures (compiled pages=836)
Nov 23 14:56:12.687 CPU0: JIT: partial JIT flush (count=190)
Nov 23 14:56:12.767 CPU0: JIT: flushing data structures (compiled pages=832)
Nov 23 14:56:12.827 CPU0: JIT: partial JIT flush (count=194)
Nov 23 14:56:12.917 CPU0: JIT: flushing data structures (compiled pages=830)
Nov 23 14:56:12.987 CPU0: JIT: partial JIT flush (count=192)
Nov 23 14:56:13.057 CPU0: JIT: flushing data structures (compiled pages=829)
Nov 23 14:56:13.127 CPU0: JIT: partial JIT flush (count=199)
Nov 23 14:56:13.197 CPU0: JIT: flushing data structures (compiled pages=827)
Nov 23 14:56:13.267 CPU0: JIT: partial JIT flush (count=193)
Nov 23 14:56:13.337 CPU0: JIT: flushing data structures (compiled pages=836)
Nov 23 14:56:13.397 CPU0: JIT: partial JIT flush (count=197)
Nov 23 14:56:13.487 CPU0: JIT: flushing data structures (compiled pages=827)
Nov 23 14:56:13.557 CPU0: JIT: partial JIT flush (count=195)
Nov 23 14:56:13.647 CPU0: JIT: flushing data structures (compiled pages=838)
Nov 23 14:56:13.717 CPU0: JIT: partial JIT flush (count=190)
Nov 23 14:56:13.787 CPU0: JIT: flushing data structures (compiled pages=831)
Nov 23 14:56:13.857 CPU0: JIT: partial JIT flush (count=192)
Nov 23 14:56:13.927 CPU0: JIT: flushing data structures (compiled pages=829)
Nov 23 14:56:14.007 CPU0: JIT: partial JIT flush (count=189)
Nov 23 14:56:14.077 CPU0: JIT: flushing data structures (compiled pages=832)
Nov 23 14:56:14.157 CPU0: JIT: partial JIT flush (count=194)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

14:56:14.227
14:56:14.317
14:56:14.397
14:56:14.467
14:56:14.537
14:56:14.607
14:56:14.677
14:56:14.767
14:56:14.817
14:56:14.897
14:56:14.977
14:56:15.047
14:56:15.117
14:56:15.197
14:56:15.257
14:56:15.327
14:56:15.397
14:56:15.467
14:56:15.537
14:56:15.607
14:56:15.687
14:56:15.757
14:56:15.827
14:56:15.907
14:56:15.977
14:56:16.047
14:56:16.127
14:56:16.207
14:56:16.267
14:56:16.347
14:56:16.417
14:56:16.497
14:56:16.577
14:56:16.657
14:56:16.737
14:56:16.797
14:56:16.877
14:56:16.967
14:56:17.037
14:56:17.107
14:56:17.177
14:56:17.257
14:56:17.337
14:56:17.407
14:56:17.477
14:56:17.567
14:56:17.657
14:56:18.487
14:56:20.427
14:56:28.825
14:56:38.820
14:56:45.500
14:56:48.820
14:56:56.894
14:57:00.624
14:57:07.644
14:57:08.094
14:57:10.427
14:57:17.687
14:57:21.809

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

flushing data structures (compiled


partial JIT flush (count=194)
flushing data structures (compiled
partial JIT flush (count=187)
flushing data structures (compiled
partial JIT flush (count=198)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=197)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=194)
flushing data structures (compiled
partial JIT flush (count=191)
flushing data structures (compiled
partial JIT flush (count=190)
flushing data structures (compiled
partial JIT flush (count=187)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=196)
flushing data structures (compiled
partial JIT flush (count=193)
flushing data structures (compiled
partial JIT flush (count=190)
flushing data structures (compiled
partial JIT flush (count=194)
flushing data structures (compiled
partial JIT flush (count=194)
flushing data structures (compiled
partial JIT flush (count=190)
flushing data structures (compiled
partial JIT flush (count=199)
flushing data structures (compiled
partial JIT flush (count=189)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=189)
flushing data structures (compiled
partial JIT flush (count=195)
flushing data structures (compiled
partial JIT flush (count=189)
flushing data structures (compiled
partial JIT flush (count=179)
flushing data structures (compiled
partial JIT flush (count=171)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=167)
flushing data structures (compiled
partial JIT flush (count=163)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled
partial JIT flush (count=176)

pages=825)
pages=835)
pages=827)
pages=831)
pages=828)
pages=832)
pages=829)
pages=828)
pages=838)
pages=829)
pages=829)
pages=835)
pages=827)
pages=837)
pages=829)
pages=829)
pages=834)
pages=829)
pages=837)
pages=832)
pages=827)
pages=837)
pages=830)
pages=837)
pages=843)
pages=860)
pages=871)
pages=882)
pages=883)
pages=894)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

14:57:28.837
14:57:38.827
14:57:47.699
14:57:50.619
14:57:58.837
14:58:07.444
14:58:08.224
14:58:14.523
14:58:18.523
14:58:23.650
14:58:32.706
14:58:38.853
14:58:48.537
14:58:56.437
14:59:00.627
14:59:07.647
14:59:08.837
14:59:14.567
14:59:18.834
14:59:28.539
14:59:32.519
14:59:38.839
14:59:47.759
14:59:50.449
14:59:58.838
15:00:04.828
15:00:07.638
15:00:10.448
15:00:16.188
15:00:18.848
15:00:28.842
15:00:35.832
15:00:41.592
15:00:48.842
15:00:54.554
15:00:58.848
15:01:07.630
15:01:08.540
15:01:14.522
15:01:18.842
15:01:26.592
15:01:32.700
15:01:38.835
15:01:47.795
15:01:50.455
15:01:58.835
15:02:05.625
15:02:07.705
15:02:13.655
15:02:18.515
15:02:20.455
15:02:28.844
15:02:38.565
15:02:47.709
15:02:48.859
15:02:58.839
15:03:03.335
15:03:07.651
15:03:08.851
15:03:14.781

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

flushing data structures (compiled


partial JIT flush (count=164)
flushing data structures (compiled
partial JIT flush (count=180)
flushing data structures (compiled
partial JIT flush (count=166)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=166)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=167)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled
partial JIT flush (count=168)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled
partial JIT flush (count=171)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=168)
flushing data structures (compiled
partial JIT flush (count=169)
flushing data structures (compiled
partial JIT flush (count=179)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=166)
flushing data structures (compiled
partial JIT flush (count=165)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=173)

pages=909)
pages=926)
pages=937)
pages=941)
pages=953)
pages=971)
pages=984)
pages=997)
pages=1002)
pages=1013)
pages=1028)
pages=1043)
pages=1053)
pages=1059)
pages=1065)
pages=1083)
pages=1095)
pages=1107)
pages=1118)
pages=1127)
pages=1139)
pages=1152)
pages=1164)
pages=1177)
pages=1186)
pages=1192)
pages=1209)
pages=1220)
pages=1235)
pages=1239)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:03:18.844
15:03:28.561
15:03:33.658
15:03:38.859
15:03:47.823
15:03:50.622
15:03:58.845
15:04:03.663
15:04:07.643
15:04:08.865
15:04:14.785
15:04:18.843
15:04:26.603
15:04:32.707
15:04:38.847
15:04:47.851
15:04:50.393
15:04:58.843
15:05:03.657
15:05:07.651
15:05:09.879
15:05:14.781
15:05:18.840
15:05:28.838
15:05:34.536
15:05:40.614
15:05:48.836
15:05:54.394
15:05:58.852
15:06:07.636
15:06:08.338
15:06:13.653
15:06:18.554
15:06:23.335
15:06:28.853
15:06:38.567
15:06:44.155
15:06:48.843
15:06:54.916
15:07:00.618
15:07:07.630
15:07:08.853
15:07:14.568
15:07:18.839
15:07:28.563
15:07:33.334
15:07:38.848
15:07:47.894
15:07:50.450
15:07:58.836
15:08:03.647
15:08:07.642
15:08:10.452
15:08:17.698
15:08:18.842
15:08:28.842
15:08:37.703
15:08:43.647
15:08:48.835
15:08:54.776

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

flushing data structures (compiled


partial JIT flush (count=166)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=180)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=178)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=168)
flushing data structures (compiled
partial JIT flush (count=165)
flushing data structures (compiled
partial JIT flush (count=178)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=166)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=167)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=163)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=169)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=165)
flushing data structures (compiled
partial JIT flush (count=165)
flushing data structures (compiled
partial JIT flush (count=179)
flushing data structures (compiled
partial JIT flush (count=169)
flushing data structures (compiled
partial JIT flush (count=165)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=168)

pages=1248)
pages=1265)
pages=1278)
pages=1291)
pages=1296)
pages=1301)
pages=1316)
pages=1329)
pages=1338)
pages=1353)
pages=1356)
pages=1367)
pages=1381)
pages=1398)
pages=1409)
pages=1413)
pages=1423)
pages=1438)
pages=1452)
pages=1461)
pages=1471)
pages=1478)
pages=1492)
pages=1499)
pages=1509)
pages=1519)
pages=1522)
pages=1529)
pages=1545)
pages=1556)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:08:58.842
15:09:07.629
15:09:08.833
15:09:14.521
15:09:18.831
15:09:27.709
15:09:33.357
15:09:38.831
15:09:47.699
15:09:48.839
15:09:58.576
15:10:03.334
15:10:07.640
15:10:10.378
15:10:17.690
15:10:18.840
15:10:28.823
15:10:34.771
15:10:40.615
15:10:48.574
15:10:52.997
15:10:58.841
15:11:07.633
15:11:08.575
15:11:14.519
15:11:18.827
15:11:27.319
15:11:32.832
15:11:38.827
15:11:47.947
15:11:50.375
15:11:58.820
15:12:07.593
15:12:08.403
15:12:13.633
15:12:18.558
15:12:23.313
15:12:30.625
15:12:38.818
15:12:47.682
15:12:48.824
15:12:58.815
15:13:03.319
15:13:07.622
15:13:10.367
15:13:17.883
15:13:20.601
15:13:28.835
15:13:37.883
15:13:42.173
15:13:48.837
15:13:55.199
15:13:58.914
15:14:07.623
15:14:08.824
15:14:14.519
15:14:18.576
15:14:23.319
15:14:28.896
15:14:38.589

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

flushing data structures (compiled


partial JIT flush (count=166)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=181)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=181)
flushing data structures (compiled
partial JIT flush (count=186)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=165)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=186)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=164)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=169)
flushing data structures (compiled
partial JIT flush (count=160)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=167)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=179)
flushing data structures (compiled
partial JIT flush (count=168)
flushing data structures (compiled
partial JIT flush (count=167)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=163)

pages=1565)
pages=1568)
pages=1575)
pages=1589)
pages=1600)
pages=1607)
pages=1613)
pages=1618)
pages=1630)
pages=1641)
pages=1649)
pages=1657)
pages=1664)
pages=1674)
pages=1686)
pages=1695)
pages=1706)
pages=1714)
pages=1719)
pages=1734)
pages=1741)
pages=1752)
pages=1756)
pages=1764)
pages=1776)
pages=1788)
pages=1798)
pages=1801)
pages=1808)
pages=1820)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:14:43.647
15:14:48.830
15:14:57.712
15:15:01.122
15:15:07.630
15:15:08.832
15:15:14.576
15:15:18.835
15:15:24.146
15:15:30.604
15:15:38.826
15:15:47.717
15:15:50.460
15:15:58.858
15:16:03.692
15:16:07.660
15:16:10.641
15:16:14.587
15:16:18.618
15:16:19.868
15:16:19.937
15:16:20.014
15:16:20.674
15:16:21.663
15:16:27.716
15:16:34.779
15:16:38.857
15:16:38.870
15:16:38.884
15:16:38.887
15:16:38.887
15:16:38.888
15:16:39.667
15:16:39.934
15:16:40.021
15:16:40.859
15:16:48.073
15:16:51.323
15:16:55.468
15:17:03.100
15:17:07.679
15:17:14.582
15:17:18.843
15:17:23.055
15:17:28.866
15:17:38.867
15:17:48.100
15:17:54.799
15:17:58.646
15:18:07.499
15:18:08.853
15:18:14.800
15:18:18.872
15:18:31.425
15:18:32.766
15:18:38.838
15:18:39.868
15:18:39.938
15:18:40.015
15:18:40.664

CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
PA-4T+(4):
CPU0: JIT:
PA-4T+(4):
PA-4T+(4):
PA-4T+(4):
PA-4T+(4):
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:
CPU0: JIT:

flushing data structures (compiled pages=1833)


partial JIT flush (count=173)
flushing data structures (compiled pages=1841)
partial JIT flush (count=181)
flushing data structures (compiled pages=1847)
partial JIT flush (count=185)
flushing data structures (compiled pages=1854)
partial JIT flush (count=175)
flushing data structures (compiled pages=1863)
partial JIT flush (count=172)
flushing data structures (compiled pages=1877)
partial JIT flush (count=169)
flushing data structures (compiled pages=1885)
partial JIT flush (count=170)
flushing data structures (compiled pages=1895)
partial JIT flush (count=179)
flushing data structures (compiled pages=1900)
partial JIT flush (count=181)
flushing data structures (compiled pages=1904)
partial JIT flush (count=188)
flushing data structures (compiled pages=1896)
partial JIT flush (count=202)
flushing data structures (compiled pages=1909)
partial JIT flush (count=187)
flushing data structures (compiled pages=1916)
partial JIT flush (count=171)
channel 0 disabled
flushing data structures (compiled pages=1923)
channel 0 disabled
channel 0: CRC size set to 0x0002
channel 0: clock rate set to 2016000
channel 0 enabled
partial JIT flush (count=193)
flushing data structures (compiled pages=1915)
partial JIT flush (count=204)
flushing data structures (compiled pages=1924)
partial JIT flush (count=168)
flushing data structures (compiled pages=1934)
partial JIT flush (count=181)
flushing data structures (compiled pages=1945)
partial JIT flush (count=175)
flushing data structures (compiled pages=1950)
partial JIT flush (count=174)
flushing data structures (compiled pages=1959)
partial JIT flush (count=178)
flushing data structures (compiled pages=1971)
partial JIT flush (count=166)
flushing data structures (compiled pages=1983)
partial JIT flush (count=181)
flushing data structures (compiled pages=1993)
partial JIT flush (count=184)
flushing data structures (compiled pages=1998)
partial JIT flush (count=178)
flushing data structures (compiled pages=2016)
partial JIT flush (count=189)
flushing data structures (compiled pages=2019)
partial JIT flush (count=190)
flushing data structures (compiled pages=2011)
partial JIT flush (count=208)
flushing data structures (compiled pages=2017)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:18:41.651
15:18:43.067
15:18:48.876
15:18:58.631
15:19:01.919
15:19:02.081
15:19:07.642
15:19:08.859
15:19:14.553
15:19:18.634
15:19:23.332
15:19:31.746
15:19:32.088
15:19:38.842
15:19:40.995
15:19:43.352
15:19:48.842
15:19:56.602
15:20:00.596
15:20:00.705
15:20:01.691
15:20:07.647
15:20:08.837
15:20:13.658
15:20:18.629
15:20:22.988
15:20:28.869
15:20:31.457
15:20:31.680
15:20:38.866
15:20:40.969
15:20:43.144
15:20:48.901
15:20:58.251
15:20:59.453
15:20:59.781
15:21:00.684
15:21:07.653
15:21:08.847
15:21:14.540
15:21:18.688
15:21:23.023
15:21:26.221
15:21:26.653
15:21:33.041
15:21:38.859
15:21:41.837
15:21:45.400
15:21:48.887
15:21:58.660
15:22:01.284
15:22:01.684
15:22:07.665
15:22:08.852
15:22:13.677
15:22:18.655
15:22:23.070
15:22:28.861
15:22:32.628
15:22:32.747

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

partial JIT flush (count=187)


flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled
partial JIT flush (count=169)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=203)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=180)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=204)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=190)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=181)
flushing data structures (compiled
partial JIT flush (count=178)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=168)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled

pages=2026)
pages=2035)
pages=2040)
pages=2043)
pages=2046)
pages=2063)
pages=2068)
pages=2073)
pages=2081)
pages=2092)
pages=2091)
pages=2098)
pages=2103)
pages=2113)
pages=2119)
pages=2124)
pages=2137)
pages=2144)
pages=2144)
pages=2152)
pages=2160)
pages=2165)
pages=2177)
pages=2184)
pages=2195)
pages=2202)
pages=2204)
pages=2210)
pages=2226)
pages=2229)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:22:33.687
15:22:40.988
15:22:43.131
15:22:48.869
15:22:58.250
15:22:59.855
15:23:00.253
15:23:07.643
15:23:08.844
15:23:13.677
15:23:18.657
15:23:23.139
15:23:28.869
15:23:33.724
15:23:34.268
15:23:40.965
15:23:43.122
15:23:48.859
15:23:57.733
15:24:03.130
15:24:07.191
15:24:07.391
15:24:07.861
15:24:13.158
15:24:18.502
15:24:19.304
15:24:28.855
15:24:33.233
15:24:37.549
15:24:37.715
15:24:40.617
15:24:41.863
15:24:48.241
15:24:50.451
15:24:58.858
15:25:03.252
15:25:07.684
15:25:10.937
15:25:11.329
15:25:15.455
15:25:18.887
15:25:27.719
15:25:33.223
15:25:38.862
15:25:41.848
15:25:43.760
15:25:44.333
15:25:50.355
15:25:58.885
15:26:03.237
15:26:07.685
15:26:10.141
15:26:10.371
15:26:14.602
15:26:18.708
15:26:23.242
15:26:28.875
15:26:33.680
15:26:40.969
15:26:42.762

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

partial JIT flush (count=191)


flushing data structures (compiled
partial JIT flush (count=188)
flushing data structures (compiled
partial JIT flush (count=166)
flushing data structures (compiled
partial JIT flush (count=199)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=169)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=198)
flushing data structures (compiled
partial JIT flush (count=188)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=190)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=166)
flushing data structures (compiled
partial JIT flush (count=178)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=199)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=199)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=202)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled

pages=2237)
pages=2245)
pages=2256)
pages=2259)
pages=2267)
pages=2276)
pages=2287)
pages=2297)
pages=2304)
pages=2314)
pages=2319)
pages=2323)
pages=2327)
pages=2340)
pages=2345)
pages=2352)
pages=2358)
pages=2369)
pages=2379)
pages=2382)
pages=2394)
pages=2405)
pages=2412)
pages=2417)
pages=2428)
pages=2433)
pages=2441)
pages=2446)
pages=2458)
pages=2468)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:26:44.830
15:26:45.391
15:26:51.415
15:26:58.711
15:27:03.288
15:27:07.672
15:27:08.982
15:27:14.580
15:27:18.421
15:27:18.577
15:27:18.947
15:27:28.714
15:27:33.334
15:27:40.961
15:27:42.764
15:27:48.718
15:27:49.130
15:27:52.466
15:27:58.942
15:28:03.678
15:28:07.719
15:28:13.362
15:28:16.240
15:28:17.735
15:28:18.974
15:28:19.667
15:28:23.225
15:28:23.504
15:28:33.333
15:28:38.975
15:28:40.986
15:28:43.348
15:28:49.064
15:28:50.360
15:28:53.272
15:28:53.487
15:29:01.853
15:29:07.672
15:29:09.012
15:29:13.667
15:29:18.729
15:29:21.217
15:29:21.517
15:29:29.010
15:29:30.009
15:29:32.989
15:29:33.684
15:29:40.941
15:29:43.410
15:29:48.361
15:29:53.442
15:29:53.747
15:29:54.540
15:30:02.721
15:30:06.931
15:30:07.694
15:30:09.906
15:30:10.773
15:30:15.406
15:30:18.971

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

partial JIT flush (count=188)


flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=178)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=188)
flushing data structures (compiled
partial JIT flush (count=178)
flushing data structures (compiled
partial JIT flush (count=189)
flushing data structures (compiled
partial JIT flush (count=197)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=178)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=165)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=179)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=203)
flushing data structures (compiled
partial JIT flush (count=190)
flushing data structures (compiled
partial JIT flush (count=193)
flushing data structures (compiled
partial JIT flush (count=187)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=199)
flushing data structures (compiled
partial JIT flush (count=181)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled

pages=2470)
pages=2481)
pages=2488)
pages=2497)
pages=2501)
pages=2510)
pages=2519)
pages=2527)
pages=2530)
pages=2543)
pages=2551)
pages=2551)
pages=2555)
pages=2559)
pages=2570)
pages=2576)
pages=2580)
pages=2586)
pages=2598)
pages=2608)
pages=2613)
pages=2623)
pages=2624)
pages=2632)
pages=2636)
pages=2643)
pages=2652)
pages=2651)
pages=2658)
pages=2664)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:30:23.665
15:30:27.553
15:30:27.716
15:30:33.434
15:30:39.050
15:30:41.848
15:30:42.693
15:30:44.885
15:30:48.380
15:30:53.467
15:30:59.059
15:31:01.652
15:31:01.805
15:31:03.601
15:31:07.669
15:31:13.449
15:31:15.162
15:31:17.892
15:31:18.696
15:31:20.627
15:31:29.077
15:31:30.440
15:31:30.641
15:31:38.769
15:31:41.000
15:31:43.467
15:31:49.117
15:31:51.792
15:31:53.510
15:31:54.755
15:31:58.620
15:32:02.835
15:32:03.522
15:32:07.684
15:32:13.523
15:32:17.653
15:32:19.112
15:32:27.668
15:32:28.647
15:32:30.911
15:32:31.665
15:32:38.964
15:32:40.965
15:32:43.491
15:32:49.008
15:32:53.695
15:32:58.473
15:32:58.678
15:33:03.551
15:33:05.026
15:33:07.683
15:33:08.053
15:33:09.158
15:33:14.627
15:33:18.788
15:33:23.552
15:33:30.635
15:33:30.888
15:33:31.682
15:33:38.968

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

partial JIT flush (count=174)


flushing data structures (compiled
partial JIT flush (count=205)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=194)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=206)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=187)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=171)
flushing data structures (compiled
partial JIT flush (count=200)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=187)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled
partial JIT flush (count=198)
flushing data structures (compiled
partial JIT flush (count=171)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=200)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=174)
flushing data structures (compiled
partial JIT flush (count=180)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=178)
flushing data structures (compiled
partial JIT flush (count=186)
flushing data structures (compiled
partial JIT flush (count=171)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=199)
flushing data structures (compiled

pages=2675)
pages=2678)
pages=2689)
pages=2690)
pages=2698)
pages=2711)
pages=2709)
pages=2719)
pages=2722)
pages=2723)
pages=2735)
pages=2739)
pages=2745)
pages=2754)
pages=2754)
pages=2763)
pages=2766)
pages=2774)
pages=2786)
pages=2793)
pages=2798)
pages=2804)
pages=2812)
pages=2814)
pages=2820)
pages=2823)
pages=2830)
pages=2835)
pages=2842)
pages=2849)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:33:40.988
15:33:43.636
15:33:49.192
15:33:51.963
15:33:53.586
15:33:54.940
15:33:58.735
15:34:03.616
15:34:04.180
15:34:04.682
15:34:07.886
15:34:13.615
15:34:18.438
15:34:19.272
15:34:26.520
15:34:28.804
15:34:29.757
15:34:37.887
15:34:38.727
15:34:41.051
15:34:43.639
15:34:49.223
15:34:56.106
15:34:58.422
15:35:00.492
15:35:01.422
15:35:03.663
15:35:05.715
15:35:05.914
15:35:08.805
15:35:13.683
15:35:18.821
15:35:20.643
15:35:29.266
15:35:33.684
15:35:35.151
15:35:38.089
15:35:38.809
15:35:40.464
15:35:40.679
15:35:41.869
15:35:48.457
15:35:53.678
15:35:59.283
15:36:03.667
15:36:06.245
15:36:07.660
15:36:09.256
15:36:09.839
15:36:14.811
15:36:15.192
15:36:15.843
15:36:19.303
15:36:28.986
15:36:33.709
15:36:39.295
15:36:40.795
15:36:41.700
15:36:43.735
15:36:44.696

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

partial JIT flush (count=184)


flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=188)
flushing data structures (compiled
partial JIT flush (count=181)
flushing data structures (compiled
partial JIT flush (count=197)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=191)
flushing data structures (compiled
partial JIT flush (count=198)
flushing data structures (compiled
partial JIT flush (count=186)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=179)
flushing data structures (compiled
partial JIT flush (count=203)
flushing data structures (compiled
partial JIT flush (count=178)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=187)
flushing data structures (compiled
partial JIT flush (count=191)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=184)
flushing data structures (compiled
partial JIT flush (count=191)
flushing data structures (compiled
partial JIT flush (count=203)
flushing data structures (compiled
partial JIT flush (count=180)
flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=186)
flushing data structures (compiled
partial JIT flush (count=187)
flushing data structures (compiled

pages=2854)
pages=2862)
pages=2862)
pages=2873)
pages=2876)
pages=2881)
pages=2882)
pages=2890)
pages=2897)
pages=2903)
pages=2907)
pages=2914)
pages=2921)
pages=2927)
pages=2924)
pages=2933)
pages=2944)
pages=2944)
pages=2948)
pages=2952)
pages=2958)
pages=2966)
pages=2973)
pages=2975)
pages=2978)
pages=2978)
pages=2989)
pages=2994)
pages=2999)
pages=2998)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:36:44.897
15:36:47.734
15:36:51.856
15:36:58.592
15:37:03.497
15:37:07.655
15:37:09.340
15:37:14.000
15:37:14.799
15:37:15.673
15:37:17.005
15:37:19.341
15:37:26.612
15:37:33.677
15:37:39.358
15:37:41.882
15:37:44.185
15:37:44.669
15:37:50.097
15:37:53.397
15:37:53.910
15:37:56.355
15:38:00.404
15:38:05.341
15:38:07.892
15:38:09.906
15:38:10.171
15:38:14.600
15:38:18.862
15:38:23.880
15:38:29.391
15:38:29.939
15:38:32.516
15:38:33.917
15:38:35.501
15:38:35.680
15:38:41.057
15:38:43.895
15:38:49.385
15:38:53.889
15:39:02.743
15:39:04.832
15:39:05.007
15:39:07.876
15:39:08.692
15:39:11.493
15:39:13.676
15:39:16.871
15:39:20.469
15:39:29.426
15:39:33.599
15:39:33.786
15:39:34.688
15:39:40.980
15:39:43.375
15:39:47.993
15:39:48.691
15:39:50.983
15:39:53.671
15:39:59.471

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

partial JIT flush (count=205)


flushing data structures (compiled
partial JIT flush (count=176)
flushing data structures (compiled
partial JIT flush (count=171)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=196)
flushing data structures (compiled
partial JIT flush (count=189)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=186)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=194)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=180)
flushing data structures (compiled
partial JIT flush (count=200)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=191)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=169)
flushing data structures (compiled
partial JIT flush (count=205)
flushing data structures (compiled
partial JIT flush (count=193)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=179)
flushing data structures (compiled
partial JIT flush (count=179)
flushing data structures (compiled
partial JIT flush (count=193)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=190)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled

pages=3000)
pages=3011)
pages=3018)
pages=3026)
pages=3025)
pages=3023)
pages=3037)
pages=3047)
pages=3050)
pages=3054)
pages=3056)
pages=3066)
pages=3070)
pages=3072)
pages=3074)
pages=3079)
pages=3080)
pages=3085)
pages=3089)
pages=3095)
pages=3106)
pages=3105)
pages=3112)
pages=3113)
pages=3124)
pages=3129)
pages=3131)
pages=3138)
pages=3141)
pages=3148)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:40:04.757
15:40:05.291
15:40:06.017
15:40:09.465
15:40:14.550
15:40:18.876
15:40:23.352
15:40:26.017
15:40:29.000
15:40:29.694
15:40:38.881
15:40:39.682
15:40:40.049
15:40:41.876
15:40:45.507
15:40:50.412
15:40:59.446
15:41:01.168
15:41:03.681
15:41:04.697
15:41:08.375
15:41:10.425
15:41:10.676
15:41:14.798
15:41:19.477
15:41:27.764
15:41:34.152
15:41:38.476
15:41:38.701
15:41:39.683
15:41:41.728
15:41:42.740
15:41:48.575
15:41:54.165
15:41:59.465
15:42:04.332
15:42:06.461
15:42:06.700
15:42:06.886
15:42:07.055
15:42:07.153
15:42:07.252
15:42:07.693
15:42:09.466
15:42:14.156
15:42:17.776
15:42:18.694
15:42:19.677
15:42:21.000
15:42:24.113
15:42:29.471
15:42:34.218
15:42:36.719
15:42:37.681
15:42:40.994
15:42:41.879
15:42:47.774
15:42:50.536
15:42:51.161
15:42:53.586

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

partial JIT flush (count=173)


flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=168)
flushing data structures (compiled
partial JIT flush (count=200)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=168)
flushing data structures (compiled
partial JIT flush (count=181)
flushing data structures (compiled
partial JIT flush (count=179)
flushing data structures (compiled
partial JIT flush (count=199)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=203)
flushing data structures (compiled
partial JIT flush (count=186)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=175)
flushing data structures (compiled
partial JIT flush (count=187)
flushing data structures (compiled
partial JIT flush (count=202)
flushing data structures (compiled
partial JIT flush (count=210)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=191)
flushing data structures (compiled
partial JIT flush (count=186)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=181)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled

pages=3156)
pages=3152)
pages=3158)
pages=3169)
pages=3168)
pages=3177)
pages=3181)
pages=3186)
pages=3195)
pages=3194)
pages=3202)
pages=3201)
pages=3212)
pages=3220)
pages=3218)
pages=3225)
pages=3235)
pages=3241)
pages=3247)
pages=3246)
pages=3241)
pages=3246)
pages=3251)
pages=3252)
pages=3257)
pages=3266)
pages=3269)
pages=3276)
pages=3282)
pages=3281)

Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23
23

15:42:54.232
15:43:02.724
15:43:06.676
15:43:07.672
15:43:07.912
15:43:09.447
15:43:14.262
15:43:18.900
15:43:20.487
15:43:25.851
15:43:26.686
15:43:28.834
15:43:30.663
15:43:35.475
15:43:41.015
15:43:41.898
15:43:47.753
15:43:51.875
15:43:59.013
15:44:02.277
15:44:03.190
15:44:05.226
15:44:06.677
15:44:07.685
15:44:09.470
15:44:14.273
15:44:18.543
15:44:19.509
15:44:27.752
15:44:33.704
15:44:39.447
15:44:40.701
15:44:41.228
15:44:43.688
15:44:44.225
15:44:48.604
15:44:50.487
15:44:57.788
15:45:03.632
15:45:06.697
15:45:07.687
15:45:09.468
15:45:14.271
15:45:18.613
15:45:19.277
15:45:22.233
15:45:22.798
15:45:29.461
15:45:34.298
15:45:39.479
15:45:41.005
15:45:43.685
15:45:48.643
15:45:49.706
15:45:50.289
15:45:52.720
15:45:54.314
15:45:59.457
15:46:04.347
15:46:06.740

CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:
CPU0:

JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:
JIT:

partial JIT flush (count=190)


flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=196)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled
partial JIT flush (count=165)
flushing data structures (compiled
partial JIT flush (count=173)
flushing data structures (compiled
partial JIT flush (count=171)
flushing data structures (compiled
partial JIT flush (count=190)
flushing data structures (compiled
partial JIT flush (count=185)
flushing data structures (compiled
partial JIT flush (count=181)
flushing data structures (compiled
partial JIT flush (count=177)
flushing data structures (compiled
partial JIT flush (count=168)
flushing data structures (compiled
partial JIT flush (count=169)
flushing data structures (compiled
partial JIT flush (count=192)
flushing data structures (compiled
partial JIT flush (count=191)
flushing data structures (compiled
partial JIT flush (count=182)
flushing data structures (compiled
partial JIT flush (count=170)
flushing data structures (compiled
partial JIT flush (count=190)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=188)
flushing data structures (compiled
partial JIT flush (count=191)
flushing data structures (compiled
partial JIT flush (count=171)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=172)
flushing data structures (compiled
partial JIT flush (count=191)
flushing data structures (compiled
partial JIT flush (count=183)
flushing data structures (compiled
partial JIT flush (count=171)
flushing data structures (compiled

pages=3294)
pages=3298)
pages=3302)
pages=3304)
pages=3313)
pages=3313)
pages=3318)
pages=3327)
pages=3336)
pages=3345)
pages=3345)
pages=3349)
pages=3352)
pages=3353)
pages=3366)
pages=3374)
pages=3376)
pages=3380)
pages=3388)
pages=3397)
pages=3395)
pages=3402)
pages=3409)
pages=3416)
pages=3423)
pages=3427)
pages=3432)
pages=3434)
pages=3440)
pages=3446)

Nov 23 15:46:07.693 CPU0: JIT: partial JIT flush (count=190)


Nov 23 15:46:09.496 CPU0: JIT: flushing data structures (compiled pages=3445)
Nov 23 15:46:14.365 CPU0: JIT: partial JIT flush (count=172)
Nov 23 15:46:18.597 CPU0: JIT: flushing data structures (compiled pages=3453)
Nov 23 15:46:20.461 CPU0: JIT: partial JIT flush (count=179)
Nov 23 15:46:25.090 CPU0: JIT: flushing data structures (compiled pages=3461)
Nov 23 15:46:25.994 CPU0: JIT: partial JIT flush (count=187)
Nov 23 15:46:28.091 CPU0: JIT: flushing data structures (compiled pages=3460)
Nov 23 15:46:30.491 CPU0: JIT: partial JIT flush (count=181)
Nov 23 15:46:32.902 C7200_STOP: stopping simulation.
Nov 23 15:46:32.902 CPU0: CPU_STATE: Halting CPU (old state=0)...
Nov 23 15:46:32.967 DEVICE: Removal of device PA-POS-OC3(6)_RX, fd=-1, host_addr
=0x0, flags=0
Nov 23 15:46:32.967 DEVICE: Removal of device PA-POS-OC3(6)_TX, fd=-1, host_addr
=0x0, flags=0
Nov 23 15:46:32.967 DEVICE: Removal of device PA-POS-OC3(6)_CS, fd=-1, host_addr
=0x0, flags=0
Nov 23 15:46:32.967 VM: shutdown procedure engaged.
Nov 23 15:46:32.967 VM_OBJECT: Shutdown of object "io_fpga"
Nov 23 15:46:32.967 DEVICE: Removal of device io_fpga, fd=-1, host_addr=0x0, fla
gs=0
Nov 23 15:46:32.967 VM_OBJECT: Shutdown of object "mp_fpga"
Nov 23 15:46:32.967 DEVICE: Removal of device mp_fpga, fd=-1, host_addr=0x0, fla
gs=0
Nov 23 15:46:32.967 VM_OBJECT: Shutdown of object "disk0"
Nov 23 15:46:32.967 DEVICE: Removal of device disk0, fd=-1, host_addr=0x0, flags
=2
Nov 23 15:46:32.972 VM_OBJECT: Shutdown of object "clpd6729"
Nov 23 15:46:32.972 VM_OBJECT: Shutdown of object "mem_bswap"
Nov 23 15:46:32.972 DEVICE: Removal of device mem_bswap, fd=-1, host_addr=0x0, f
lags=0
Nov 23 15:46:32.972 VM_OBJECT: Shutdown of object "rom"
Nov 23 15:46:32.972 DEVICE: Removal of device rom, fd=-1, host_addr=0x0, flags=2
Nov 23 15:46:32.972 VM_OBJECT: Shutdown of object "ram"
Nov 23 15:46:32.972 DEVICE: Removal of device ram, fd=15, host_addr=0xed3c0000,
flags=50
Nov 23 15:46:32.992 VM_OBJECT: Shutdown of object "gt64120"
Nov 23 15:46:32.992 DEVICE: Removal of device gt64120, fd=-1, host_addr=0x0, fla
gs=0
Nov 23 15:46:32.992 VM_OBJECT: Shutdown of object "iomem"
Nov 23 15:46:32.992 DEVICE: Removal of device iomem, fd=-1, host_addr=0x0, flags
=18
Nov 23 15:46:32.994 VM_OBJECT: Shutdown of object "zero"
Nov 23 15:46:32.994 DEVICE: Removal of device zero, fd=-1, host_addr=0x0, flags=
0
Nov 23 15:46:32.994 VM_OBJECT: Shutdown of object "nvram"
Nov 23 15:46:32.994 DEVICE: Removal of device nvram, fd=14, host_addr=0xfd410000
, flags=9
Nov 23 15:46:32.994 MMAP: unmapping of device 'nvram', fd=14, host_addr=0xfd4100
00, len=0x40000
Nov 23 15:46:33.029 VM_OBJECT: Shutdown of object "bootflash"
Nov 23 15:46:33.029 DEVICE: Removal of device bootflash, fd=13, host_addr=0xfd45
0000, flags=1
Nov 23 15:46:33.029 MMAP: unmapping of device 'bootflash', fd=13, host_addr=0xfd
450000, len=0x800000
Nov 23 15:46:33.029 VM_OBJECT: Shutdown of object "remote_ctrl"
Nov 23 15:46:33.029 DEVICE: Removal of device remote_ctrl, fd=-1, host_addr=0x0,
flags=0
Nov 23 15:46:33.029 VM: removing PCI busses.
Nov 23 15:46:33.029 DEVICE: Removal of device pci_io, fd=-1, host_addr=0x0, flag

s=0
Nov
Nov
Nov
Nov
Nov
Nov

23
23
23
23
23
23

15:46:33.029
15:46:33.029
15:46:33.029
15:46:33.029
15:46:33.029
15:46:33.037

VM: deleting VTTY.


VTTY: Console port: closing FD 11
VTTY: AUX port: closing FD 12
VM: deleting system CPUs.
CPU0: CPU_STATE: Halting CPU (old state=1)...
VM: shutdown procedure completed.

S-ar putea să vă placă și