Documente Academic
Documente Profesional
Documente Cultură
9/4/2015
MOS layers
Stick diagrams
Design rules and layout
Lambda-based design and other rules
Examples, layout diagrams symbolic diagrams
9/4/2015
04-09-2015
Logic to Layouts
Frontend:
Simulation
Verification
Backend:
Turning codes or schematics into Masks-Gates
to Layouts.
04-09-2015
MOS Layers
1.
2.
3.
4.
9/4/2015
N+
9/4/2015
N+
Color Coding
9/4/2015
Color Coding
9/4/2015
pdiff
Can also draw
in shades of
gray/line style.
9/4/2015
9/4/2015
10
9/4/2015
11
12
9/4/2015
13
Rules to be followed
9/4/2015
14
9/4/2015
15
9/4/2015
16
STICK DIAGRAM
VDD
VDD
X
X
Gnd
9/4/2015
Gnd
CMOS VLSI DESIGN
17
STICK DIAGRAM
9/4/2015
18
9/4/2015
19
9/4/2015
20
9/4/2015
21
STICK DIAGRAM
9/4/2015
22
Stick diagram
2 INPUT NOR GATE
A
N1
N2
Vout
OFF
OFF
ON
OFF
ON
ON
ON
OFF
ON
ON
ON
ON
9/4/2015
N1
N2
Vout
OFF
OFF
ON
OFF
ON
ON
ON
OFF
ON
ON
ON
ON
0
23
Stick Diagram
Write the nMOS stick diagram for the following
1. f=(xy+x)
2. 3 input AND gate
3. 3 input OR gate
4. f=AB+C
9/4/2015
24
25
9/4/2015
N1
N2
P1
P2
Vou
t
OFF OFF ON
ON
OFF ON
OFF 1
ON
OFF OFF ON
ON
ON
ON
OFF OFF 0
26
9/4/2015
N1
P1
P2
Vo
ut
OFF OFF ON
ON
OFF ON
OFF 0
ON
OFF OFF ON
ON
ON
N2
ON
OFF OFF 0
27
9/4/2015
28
STICK DIAGRAM
Write the stick diagram for the schematic
given:
9/4/2015
29
STICK DIAGRAM
Power
Out
C
B
Ground
9/4/2015
30
9/4/2015
31
9/4/2015
32
2:1 MULTIPLXER
Write the schematic and stick diagram for 2:1 MUX
F=Po.S + P1.S
where, A & B Inputs S = Select input
9/4/2015
33
Euler Path
Euler graph is used to write the stick diagram for
the complex gates
9/4/2015
34
Euler Path
9/4/2015
35
Euler Path
9/4/2015
36
Euler Path
9/4/2015
37
Euler Path
9/4/2015
38
Euler path
9/4/2015
39
Euler path
9/4/2015
40
Euler path
9/4/2015
41
Euler path
9/4/2015
42
Euler Path
9/4/2015
43
Example-2
9/4/2015
44
Euler Path
9/4/2015
45
Stick diagram
9/4/2015
46
51
9/4/2015
52
9/4/2015
53
9/4/2015
54
9/4/2015
55
9/4/2015
56
9/4/2015
57
9/4/2015
58
59
60
9/4/2015
61
9/4/2015
62
9/4/2015
63
9/4/2015
64
9/4/2015
65
A N-well rules
A1 =10
A2= 6 wells at same potential
A2=8 wells at different potentials
9/4/2015
66
9/4/2015
67
9/4/2015
68
9/4/2015
69
Contact cuts
When making contacts between polysilicon
and diffusion in nmos circuits there are 3
possible approaches
Poly to metal then metal to diffusion
Buried contact poly to diffusion
Butting Contact(poly to diff using metal)
9/4/2015
70
Contact cuts
9/4/2015
71
9/4/2015
72
9/4/2015
73
9/4/2015
74
9/4/2015
75
9/4/2015
76