Data Hazards in ALU Instructions: Consider This Sequence

71
Consider this sequence:

sub $2, $1,$3
and $12,$2,$5
$6 $2
or $13
$13,$6,$2
add $14,$2,$2
sw $15,100($2)
We can resolve hazards with forwarding
How do we detect when to forward?
4.7 Data Hazards: Forwarding vs. Stalling
Data Hazards in ALU Instructions
CS/ECE 3330 Fall 2010
Dependencies & Forwarding
72
Detecting the Need to Forward
Pass register numbers along pipeline

e.g., ID/EX.RegisterRs = register number for Rs
sitting in ID/EX pipeline register
ALU operand register numbers in EX stage are
given by
ID/EX.RegisterRs, ID/EX.RegisterRt
Data hazards when
1a. EX/MEM.RegisterRd = ID/EX.RegisterRs
1b.
EX/MEM.RegisterRd
1b EX/MEM
RegisterRd = ID/EX.RegisterRt
ID/EX RegisterRt
2a. MEM/WB.RegisterRd = ID/EX.RegisterRs
2b. MEM/WB.RegisterRd = ID/EX.RegisterRt
Fwd from
EX/MEM
pipeline reg
Fwd from
MEM/WB
pipeline reg
73
Detecting the Need to Forward
74
But only if forwarding instruction will write to

a register!
EX/MEM.RegWrite, MEM/WB.RegWrite
And only if Rd for that instruction is not $zero
EX/MEM.RegisterRd 0,
MEM/WB.RegisterRd 0
Forwarding Paths
75
Datapath with Forwarding
79
Load-Use Data Hazard
Need to stall
for one cycle
80
How to Stall the Pipeline
Force control values in ID/EX register

to 0
EX, MEM and WB do nop (no-operation)
Prevent update of PC and IF/ID register
Using instruction is decoded again
Following instruction is fetched again
1-cycle stall allows MEM to read data for lw
Can subsequently forward to EX stage
82
Stall/Bubble in the Pipeline
Stall inserted
here
83
Datapath with Hazard Detection
85
4.8 Control Hazard

ds
Branch Hazards
If branch outcome determined in MEM
Flush these
instructions
(Set control
values to 0)
PC
86
Reducing Branch Delay
87
Move hardware to determine outcome to ID

stage
Target address adder
R i t comparator
t
Register
Example: branch taken
36: sub $10, $4, $8
40: beq $1, $3, 7
44: and $12, $2, $5
48: or
$13, $2, $6
52: add $14, $4, $2
56: slt $15, $6, $7
...
72: lw
$4, 50($7)
Data Hazards for Branches
If a comparison register is a destination of 2nd

or 3rd preceding ALU instruction
add $1, $2, $3
IF
add $4, $5, $6
ID
EX
MEM
WB
IF
ID
EX
MEM
WB
IF
ID
EX
MEM
WB
IF
ID
EX
MEM
beq $1, $4, target
WB
Can resolve using forwarding
90
If a comparison register is a destination of

preceding ALU instruction or 2nd preceding
load instruction
Need 1 stall cycle
lw
$1, addr
IF
, $5,
$ , $6
$
add $
$4,
beq stalled
ID
EX
MEM
WB
IF
ID
EX
MEM
WB
IF
ID
ID
EX
beq $1, $4, target
91
MEM
WB
If a comparison register is a destination of

immediately preceding load instruction
Need 2 stall cycles
lw
$1, addr
IF
q stalled
beq
ID
EX
IF
ID
MEM
WB
ID
beq stalled
ID
beq $1, $0, target
EX
MEM
WB
92
Dynamic Branch Prediction
In deeper and superscalar pipelines, branch

penalty is more significant
Use dynamic prediction
Branch prediction buffer (aka branch history table)
Indexed by recent branch instruction addresses
Stores outcome (taken/not taken)
To execute a branch
Check table, expect the same outcome
Start fetching from fall-through or target
If wrong, flush pipeline and flip prediction
93
1-Bit Predictor: Shortcoming
Inner loop branches mispredicted twice!

outer:
inner:
beq , , inner
beq , , outer
Mispredict as taken on last iteration of

inner loop
Then mispredict as not taken on first
iteration of inner loop next time around
94
2-Bit Predictor
95
Only change prediction on two successive

mispredictions
Calculating the Branch Target
Even with predictor, still need to calculate the

target address
1-cycle penalty for a taken branch
Branch target buffer
Cache of target addresses
Indexed by PC when instruction fetched
If hit and instruction is branch predicted taken, can fetch
target immediately
96
Unexpected events requiring change

in flow of control
Different ISAs use the terms differently
4.9 Exceptions
Exceptions and Interrupts
Exception
Arises within the CPU
e.g., undefined opcode, overflow, syscall,
97
Interrupt
From an external I/O controller
Dealing
with
them without
D li
ith th
ith t sacrificing
ifi i
performance is hard
10
Sample Exceptions
I/O request
Invoke the operating system from user
program
Arithmetic overflow
Undefined instruction
Hardware malfunction
98
Handling Exceptions
99
Save PC of offending (or interrupted)

instruction
In MIPS: Exception Program Counter (EPC)
Save indication of the problem
In MIPS: Cause register
Jump to handler at known address
11
Exceptions in a Pipeline
Another form of control hazard

Consider overflow on add in EX stage
add $1, $2, $1
Prevent $1 from being clobbered
Complete previous instructions
Flush add and subsequent instructions
Set Cause and EPC register values
Transfer control to handler
Similar
to
Si il
t mispredicted
i
di t d branch
b
h
Use much of the same hardware
102
Exception Example
105
Exception on
40
sub
44
and
48
or
4C
add
50
slt
54
lw
Handler
80000180
80000184
add in
$11, $2, $4
$12, $2, $5
$13 $2,
$2 $6
$13,
$1, $2, $1
$15, $6, $7
$16, 50($7)
sw
sw
$25,
1000($0)
$2
$26, 1004($0)
12
Exception Example
106
Exception Example
107
13
Multiple Exceptions
108
Pipelining overlaps multiple instructions

Could have multiple exceptions at once
Simple approach: deal with exception from
earliest instruction
Flush subsequent instructions
Precise exceptions
In complex pipelines
Multiple instructions issued per cycle
Out-of-order
Out of order completion
Maintaining precise exceptions is difficult!
Imprecise Exceptions
Just stop pipeline and save state

Including exception cause(s)
Let the handler work out
Which instruction(s) had exceptions
Which to complete or flush
May require manual completion
109
Simplifies hardware, but more complex

handler software
Not
complex
multiple-issue
N t feasible
f
ibl for
f
l
lti l i
out-of-order pipelines
14

Data Hazards in ALU Instructions: Consider This Sequence

Încărcat de

Informații document

Titlu original

Drepturi de autor

Formate disponibile

Partajați acest document

Partajați sau inserați document

Opțiuni de partajare

Vi se pare util acest document?

Este necorespunzător acest conținut?

Drepturi de autor:

Formate disponibile

Data Hazards in ALU Instructions: Consider This Sequence

Încărcat de

Drepturi de autor:

Formate disponibile

71

Consider this sequence:

4.7 Data Hazards: Forwarding vs. Stalling

Data Hazards in ALU Instructions

CS/ECE 3330 Fall 2010

Dependencies & Forwarding

CS/ECE 3330 Fall 2010

Detecting the Need to Forward

Pass register numbers along pipeline

CS/ECE 3330 Fall 2010

Detecting the Need to Forward

But only if forwarding instruction will write to

CS/ECE 3330 Fall 2010

CS/ECE 3330 Fall 2010

Datapath with Forwarding

CS/ECE 3330 Fall 2010

Load-Use Data Hazard

CS/ECE 3330 Fall 2010

How to Stall the Pipeline

Force control values in ID/EX register

CS/ECE 3330 Fall 2010

Stall/Bubble in the Pipeline

CS/ECE 3330 Fall 2010

Datapath with Hazard Detection

CS/ECE 3330 Fall 2010

4.8 Control Hazard

If branch outcome determined in MEM

Reducing Branch Delay

Move hardware to determine outcome to ID

Data Hazards for Branches

If a comparison register is a destination of 2nd

add $1, $2, $3

add $4, $5, $6

beq $1, $4, target

Can resolve using forwarding

CS/ECE 3330 Fall 2010

Data Hazards for Branches

If a comparison register is a destination of

beq $1, $4, target

CS/ECE 3330 Fall 2010

Data Hazards for Branches

If a comparison register is a destination of

beq $1, $0, target

CS/ECE 3330 Fall 2010

Dynamic Branch Prediction

In deeper and superscalar pipelines, branch

CS/ECE 3330 Fall 2010

1-Bit Predictor: Shortcoming

Inner loop branches mispredicted twice!

Mispredict as taken on last iteration of

Only change prediction on two successive

CS/ECE 3330 Fall 2010

Calculating the Branch Target

Even with predictor, still need to calculate the

CS/ECE 3330 Fall 2010

Unexpected events requiring change

Exceptions and Interrupts

CS/ECE 3330 Fall 2010

CS/ECE 3330 Fall 2010

Save PC of offending (or interrupted)

CS/ECE 3330 Fall 2010

Another form of control hazard

CS/ECE 3330 Fall 2010