Documente Academic
Documente Profesional
Documente Cultură
1
EE141
System-on-Chip
Test Architectures
Focus on
High-speed I/O architectures
I/O interface testing
At the Component/subsystem level
At the System level
Using DFT-assisted Methods
EE141
System-on-Chip
Test Architectures
Outline
I.
II.
III.
IV.
V.
VI.
EE141
System-on-Chip
Test Architectures
4
EE141
System-on-Chip
Test Architectures
Synchronized global
clock
System clock for Tx
data driving and Rx
data sampling
Clock skew on
board limits its use
to < a few 100 Mbps
data rate
5
EE141
System-on-Chip
Test Architectures
Tx sends data
along with
strobe (another
clock)
Rx uses sent
strobe to sample
the data
No clock or
strobe skew
issue
6
EE141
System-on-Chip
Test Architectures
Tvb
Tva
Tvb
Tva
Tsetup Thold
Strobe#
7
EE141
System-on-Chip
Test Architectures
Limited by data to
data skew due to
uneven channels
Board layout
E-M issues: e.g.,
coupling, noises
Variation in drive
among channels
Achieve up to
~1000 Mbps data
rates for wide bus
Can improve data
rate with splitting
into many narrower
bus
8
EE141
System-on-Chip
Test Architectures
Bit clock is embedded in the serial data and gets recovered at Rx via clock
recovery circuit
Link layer is composed of encoder/decoder
Physical layer (PHY) is composed of Tx, channel, and Rx
Jitter is the major limiting factor for EC link architecture
9
EE141
System-on-Chip
Test Architectures
10
EE141
System-on-Chip
Test Architectures
Deterministic
DDJ
PJ
BUJ
Random
MGJ
GJ
Uncorrelated Jitter
DCD
ISI
Correlated Jitter
EE141
System-on-Chip
Test Architectures
EE141
System-on-Chip
Test Architectures
mean
mean
R
L
EE141
System-on-Chip
Test Architectures
BERCDF (ts)
Integrated
Gaussians
/erfc(ts)
1UI-TJ
10-12
0
CDFR(ts)
1 (UI)
ts
EE141
System-on-Chip
Test Architectures
psd(f)
RJ
f
EE141
System-on-Chip
Test Architectures
Noise PDFs
Jitter PDFs
16
EE141
System-on-Chip
Test Architectures
17
EE141
System-on-Chip
Test Architectures
18
EE141
System-on-Chip
Test Architectures
It is a difficult task to
test SS I/O DUT with
a deterministic ATE
that cannot use an
external DUT clock or
strobe
Strobe may be
generated by tester
via a linear search
that can be time
consuming
Strobe timing margin
is reduced by the
tester accuracy/jitter
19
EE141
System-on-Chip
Test Architectures
+
_
Zero
Level
CR/PLL
UI-TJ
-12
10
BER
CDF
20
EE141
System-on-Chip
Test Architectures
Jitter PDFs
21
EE141
System-on-Chip
Test Architectures
Tx
Rx
Channel
Mag
|Hch(s)|
f
fbw
22
EE141
System-on-Chip
Test Architectures
S21 Mag(dB)
Passing Channel
Failing channel
23
EE141
System-on-Chip
Test Architectures
Jitter tolerance
threshold
(dB)
Magnitude
Pass
Fail
fc
Frequency (f)
EE141
System-on-Chip
Test Architectures
Ideal
eye
Jitter,
no ise
Rx
Worst case
eye opening
EE141
System-on-Chip
Test Architectures
DCD
PJ/SSC
Pat Gen
With
AM/PM
/FM
Mod
Ref Channel
/DDJ
Rx
RN
BER
RJ
Measure
BUJ
DUT
EE141
System-on-Chip
Test Architectures
P eaking
0 dB
f1:
f2
F requency
Period or cycle-to-cycle jitter are not suitable metrics for reference clock in
the common clock architecture
Phase jitter after the reference clock JTF is called for
Reference clock JTF is a band-pass filter function
Reference clock JTF is determined by Tx PLL, Rx PLL, and transport delay
between them
27
EE141
System-on-Chip
Test Architectures
Phase jitter spectrum before and after the ref clock JTF is applied
Phase jitter spectrum after JTF is what the Rx sees and related to Rx BER
Spread spectrum clock (SSC) at ~ 33 KHz is significantly suppressed by the
ref clock JTF
28
EE141
System-on-Chip
Test Architectures
Number of Samples
R1
R2
R3
R4
Region 3
Jitter
characteristics
Jitter (seconds)
Jitter (seconds)
Region 2
Jitter
characteristics
Number of Samples
BER can be estimated given the Rx input jitter spectrum and CR JTF
CR phase delay can cause the Rx BER to increase (e.g., region 2)
This method enables fast/high-through BER testing in production
29
EE141
System-on-Chip
Test Architectures
Timing
Accuracy (ps)
RJ rms
DJ pk-pk
10
5
0
0
10
15
Front-end bandwidth (BW) needs to be high enough (e.g., 5th harmonic, 2.5X
the data rate)
DJ and RJ floor needs to be small enough to avoid margin loss due to the
tester jitter floor (~ps for DJ, and ~ sub-ps RJ at ~ 10 Gbps data rate)
Clock recovery emulation is critical for Tx testing
Tolerance and stressing is critical for Rx testing
Model-assisted method (e.g., Tailfit jitter and BER extrapolation method)
speeds-up the throughput of the tester
30
EE141
System-on-Chip
Test Architectures
31
EE141
System-on-Chip
Test Architectures
clock domain 1
clock domain 2
data
wire delay
strobes
wire delay
receiver
latch
Strobe
Bus Clock
board trace delay
Strobe
delay
A wider
spread of
data valid faulty buffer
time indicate
faults
stress to fail by
pushing
strobes to the data
edge
(driver or receiver)
buffer group
should have tight
distribution
33
EE141
System-on-Chip
Test Architectures
34
EE141
System-on-Chip
Test Architectures
Use a reference clock close to the data frequency to strobe the data rather
than the recovered clock
Jitter due to the channel carried in the received data bit timing
35
EE141
System-on-Chip
Test Architectures
EE141
System-on-Chip
Test Architectures
MUX
TxP
FFE
XTalk
Canceller
TxN
RxN
Pattern
Generator
CDR
Clock
RxP
RX
Data
Slicer
Pattern
Verification
Data
DFE
DFT resources needed: digital pattern generator, 3 full-swing digital taps for
crosstalk canceller, and one shift-register chain
No access of DFE output for testing DFE
Suited for production test
37
EE141
System-on-Chip
Test Architectures
38
EE141
System-on-Chip
Test Architectures
TCK
TMS
TAP
TDI
TDO
Chip 1
Chip 2
EE141
System-on-Chip
Test Architectures
40
EE141
System-on-Chip
Test Architectures
Component B
RX
From core
TX
Pattern
Generator
Error
Control
Control
Pattern
Generator
From core
Error
TX
RX
To core
41
EE141
System-on-Chip
Test Architectures
V. Future Challenges
42
EE141
System-on-Chip
Test Architectures
Future Challenges
EE141
System-on-Chip
Test Architectures
Concluding Remarks
Future challenges:
Higher data rate, smaller jitter margin, higher channel counter, better
accuracy
More complex test requirements and platform, more DFT/BIST to address
cost and avoid tester-DUT interface bandwidth bottleneck
44
EE141
System-on-Chip
Test Architectures