Documente Academic
Documente Profesional
Documente Cultură
EXPERIMENT- 2
Objective: Learning to capture schematic and use simulation commands.
Theory:Simulation
Functional verification tool confirms that the functionality of a model of a circuit
conforms to the intended or specified behaviour, by simulation or by formal
verification methods. These tools are must have tools. There are two major tool sets
for simulation: Functional (Logic) simulation tools and Timing simulation tools.
Functional simulators verify the logical behaviour of a design based on design entry.
The design primitives used in this stage must be characterized completely. Timing
simulators on the other hand perform timing verifications at multiple stages of the
design. In this simulation the real behaviour of the system is verified when
encountering the circuit delays and circuit elements in actual device. In general, the
simulation information reflects the actual length of the device interconnects. This
information is back annotated to the corresponding design entry for final logic
simulation. That is why this process of simulation sometimes is called back annot
EXPERIMENT-3
Objective:- To simulate a circuit containing various gates.
Tool Used:- OrCAD Capture
Theory: A Digital Logic Gate is an electronic device that makes logical
decisions based on the different combinations of digital signals present on its
inputs. Digital logic gates may have more than one input but generally only
have one digital output. Individual logic gates can be connected together to
form combinational or sequential circuits, or larger logic gate functions.
In electronics, a flip-flop or latch is a circuit that has two stable states and can
be used to store state information. A flip-flop is a bistable multivibrator. The
circuit can be made to change state by signals applied to one or more control
inputs and will have one or two outputs.
IC-7408
1- NOT gate: A NOT gate has only 1 input and 1 output. It simply
complements the binary input applied to it. i.e. when the input is 0, output
is 1.
2-AND gate: An AND gate has 2 inputs and 1output. Its output is 1 only when
both of the inputs is 1, else it is 0.
3-OR gate: An OR gate has 2 inputs and 1 output. Its output is 1when either of
the 2 inputs is 1, else it is 0.
IC-7432
7400
IC-
IC-7402
4-NAND gate: A NAND gate is also a 2 input, 1 output device whose ouput is 1
when either of the two inputs is 0, else it is 1.
5-NOR gate: A NOR gate is a 2 input, 1 output device whose output is 1 when
both the inputs are 0, else it is 0.
Schematic:-
1. NOT GATE
2. AND GATE
3. OR GATE
4. NAND GATE
5. NOR GATE
Output:-
3. OUTPUT OF OR GATE
EXPERIMENT 4
Objective:- To simulate S-R and J-K flip-flop.
Tool Used:- OrCAD Capture
Theory:(ii)
Flip
flops 1- S-R flip
flop:
Schematic:-
1. S-R FLIP-FLOP
Output:-
EXPERIMENT 5
Objective:- To simulate a circuit of 4:1 multiplexer and 1:4 demultiplexer.
Tool Used:- OrCAD Capture
Theory:A multiplexer is a combinational circuit that selects binary information from one
of the many input lines and directs it to a single output line. The selection of a
particular input line is controlled by a set of selection lines. Normally there are
2n input lines and n selection lines whose bit combinations determine which
input is selected.
A demutiplexer is a combinational circuit which takes a single input signal and
transmits it to the multiple output lines connected to it. Here also, the output line
to which the input signal is transmitted is determined by the bits combination of
the selection lines.
Schematic:-
(1) 1:4-MULTIPLEXER
(2) 4:1-DEMULTIPLEXER
Output:-
EXPERIMENT-6
Objective:- To design and simulate a 2- digit BCD adder/subtractor.
Tool Used:- OrCAD Capture
Theory:- A BCD adder is a 4-bit binary adder that is capable of adding two 4bit words having a BCD (binary-coded decimal) format. The result of the
addition is a BCD-format 4-bit output word, representing the decimal sum of the
addend and augend, and a carry that is generated if this sum exceeds a decimal
value of 9.
A BCD adder requires two parallel binary adders. The first adder adds the
corresponding bits of the two input BCD numbers. It has an inbuilt circuitry
which checks the carry generated after the addition of the two numbers. If any
carry is generated, the BCD number is invalid. So, the second circuit adds
6(0110) to the BCD number to make it a valid BCD number which is the final
output of the adder.
Schematic:-
OUTPUT:
EXPERIMENT 7
Objective:- To simulate a class A amplifier.
Tool Used:- OrCAD Capture
Schematic:-
Output:-
EXPERIMENT- 8
Objective:- To design and simulateLow-pass filter, High-pass filter and Band-pass
filter .
fC= 2 R 2C 1
1
= (2 20 K 0.01 )
=795.77 Hz
HIGH-PASS FILTER
A high-pass filter is an electronic filter that passes signals with a frequency higher
than a certain cutoff frequency and attenuates signals with frequencies lower than the
cutoff frequency. The amount of attenuation for each frequency depends on the filter
design. A high-pass filter is usually modeled as a linear time invariant system. Highpass filters have many uses, such as blocking DC from circuitry sensitive to non-zero
average voltages or radio frequency devices.
The given circuit shows an active electronic implementation of a first order high pass
filter using an operational amplifier. In this case, the filter has a passband gain of R3
R2
fc= 2 R 2C 1
1
= (2 25 K 0.01 )
=636.62 Hz
BAND-PASS FILTER
A band-pass filter is an electronic filter that passes signals with frequencies contained
in a bandwidth of certain frequencies and attenuates all other signals with frequencies
higher than and lower than bandwidth. The given circuit shows an electronic
implementation of band-pass filter using op amp. The cutoff frequencies are given by
lower cutoff frequency fc1 and higher cutoff frequency fc2 . The lower cutoff frequency
is given by
1
fc1= 2 R 5C 2
1
= (2 75 K 0.01 )
=212.21 Hz
The higher cutoff frequency is given by
1
fc2= 2 R 4 C 1
1
= (2 10 K 0.01 )
=1.6 KHz
RESULT: Low-pass filter, high-pass filter and band-pass filter are verified using opamps, resistors and capacitors.
EXPERIMENT- 9
Objective:- To design and Simulateof 2-stage class A amplifier.
Tool Used:- OrCAD Capture
THEORY:-For many amplification purposes, a single transistor does not
provide enough gain, so multiple circuits, or stages of amplification are
needed. When an amplifier contains multiple stages. The total gain is the
product of the individual stage gains:
Gain=G1*G2*G3 etc.,
Hence, we use the 2-stage transistor configuration which is cascading of 2 single stage
amplifiers, these types of devices are basically two transistors within a single package,
one small pilot transistor and another larger switching transistor. The big
advantage of these devices are that the input impedance is suitably large while the
output impedance is relatively low, thereby reducing the power loss and therefore the
heat within the switching device.