Documente Academic
Documente Profesional
Documente Cultură
DESCRIPTION
FEATURES
over-current
APPLICATIONS
Game Consoles
Digital Set-Top Boxes
Flat-Panel Television and Monitors
General Purposes
All MPS parts are lead-free and adhere to the RoHS directive. For MPS green
status, please visit MPS website under Products, Quality Assurance page.
MPS and The Future of Analog IC Technology are registered trademarks of
Monolithic Power Systems, Inc.
TYPICAL APPLICATION
VIN
IN
100
U1
95
3.3V/2A
SW 2
GND
EN
BST
MP1470
5
FB 4
EN
GND
1
R3
75k
R1
40.2k
R2
13k
90
VOUT
85
80
75
70
65
60
55
50
0.01
0.1
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
10
ORDERING INFORMATION
Part Number*
MP1470GJ
Package
TSOT23-6
Top Marking
ADJ
PACKAGE REFERENCE
TOP VIEW
SW 2
IN 3
MP1470
GND 1
BST
EN
FB
Thermal Resistance
(3)
(4)
JA
JC
Notes:
1) Exceeding these ratings may damage the device.
2) The maximum allowable power dissipation is a function of the
maximum junction temperature TJ (MAX), the junction-toambient thermal resistance JA, and the ambient temperature
TA. The maximum allowable continuous power dissipation at
any ambient temperature is calculated by PD (MAX) = (TJ
(MAX)-TA)/JA. Exceeding the maximum allowable power
dissipation will cause excessive die temperature, and the
regulator will go into thermal shutdown. Internal thermal
shutdown circuitry protects the device from permanent
damage.
3) The device is not guaranteed to function outside of its
operating conditions.
4) Measured on JESD51-7, 4-layer PCB.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
Symbol
IIN
Iq
Condition
VEN = 0V
VEN = 2V, VFB = 1V
VBST-SW=5V
Vcc=5V
VEN = 0V, VSW =12V
HSRDS-ON
LSRDS-ON
SWLKG
ILIMIT
fSW
VFB=0.75V
DMAX
VFB=700mV
ON_MIN
VFB
VEN_RISING
VEN_FALLING
IEN
Min
INUVVth
Max
Units
A
mA
m
m
A
A
kHz
%
ns
mV
V
V
0.83
163
86
1
3
400
88
776
1.4
1.23
VEN=2V
VEN=0
Typ
3.85
3.7
490
92
90
800
1.5
1.32
580
824
1.6
1.41
1.6
4.2
4.55
INUVHYS
340
mV
SS
1
150
20
ms
C
C
Notes:
5) Guaranteed by design.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
Shutdown through
Input Voltage
Startup through
Input Voltage
IOUT = 0A
IOUT = 0A
IOUT = 2A
VOUT
2V/div.
VIN
10V/div.
VOUT
2V/div.
VIN
10V/div.
VOUT
2V/div.
VIN
10V/div.
VSW
5V/div.
VSW
5V/div.
VSW
5V/div.
IL
500mA/div.
IL
200mA/div.
Shutdown through
Input Voltage
IL
1A/div.
IOUT = 0A
IOUT = 0A
IOUT = 2A
VOUT
2V/div.
VIN
10V/div.
VSW
5V/div.
IL
1A/div.
VOUT
2V/div.
VOUT
2V/div.
VEN
2V/div.
VSW
10V/div.
VEN
2V/div.
VSW
10V/div.
IL
500mA/div.
IL
500mA/div.
Input/Output Ripple
IOUT = 2A
IOUT = 2A
IOUT = 2A
VOUT/AC
50mV/div.
VOUT
2V/div.
VOUT
2V/div.
VEN
2V/div.
VSW
10V/div.
VEN
2V/div.
VSW
10V/div.
IL
1A/div.
IL
1A/div.
VIN/AC
200mV/div.
VSW
10V/div.
IL
1A/div.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
PIN FUNCTIONS
Package
Pin #
Name
GND
SW
IN
FB
EN
BST
Description
System Ground. Reference ground of the regulated output voltage: requires extra care
during PCB layout. Connect to GND with copper traces and vias.
Switch Output. Connect using a wide PCB trace.
Supply Voltage. The MP1470 operates from a 4.7V-to-16V input rail. Requires C1 to
decouple the input rail. Connect using a wide PCB trace.
Feedback. Connect to the tap of an external resistor divider from the output to GND to set
the output voltage. The frequency fold-back comparator lowers the oscillator frequency
when the FB voltage drops below 140mV to prevent current-limit runaway during a short
circuit fault.
EN=HIGH to enable the MP1470. For automatic start-up, connect EN to VIN using a 100k
resistor.
Bootstrap. Connect a capacitor and a resistor between SW and BS pins to form a floating
supply across the high-side switch driver. Use a 1F BST capacitor.
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
BLOCK DIAGRAM
IN
+
-
VCC
Regulator
RSEN
Currrent Sense
Amplifer
Bootstrap
Regulator
Oscillator
HS
Driver
+
1.2pF
EN
6.5V
Reference
47pF
20k
+
+
-
500k
Current Limit
Comparator
Comparator
On Time Control
Logic Control
1MEG
FB
BST
SW
VCC
LS
Driver
Error Amplifier
GND
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
OPERATION
Error Amplifier
The error amplifier compares the FB voltage
against the internal 0.8V reference (REF) and
outputs a current proportional to the difference
between the two. This output current charges or
discharges the internal compensation network
to form the COMP voltage, which is used to
control the power MOSFET current. The
optimized internal compensation network
minimizes the external component counts and
simplifies the control-loop design.
AAM Operation
The
MP1470
has
AAM
(Advanced
Asynchronous Modulation) power-save mode
for light load. The AAM voltage is set at 0.5V
internally. Under the heavy load condition, the
VCOMP is higher than VAAM. When the clock goes
high, the high-side power MOSFET turns on
and remains on until VILsense reaches the value
set by the COMP voltage. The internal clock
resets every time when VCOMP is higher than
VAAM.
Clock
VOUT
1.2pF
HS_driver
VAAM
47pF 500k
VCOMP
R1
20k
VREF
VFB
R2
VIL sense
Enable
EN is a digital control pin that turns the
regulator on and off: Drive EN HIGH to turn on
the regulator, drive it LOW to turn it off. An
internal 1M resistor from EN to GND allows
EN to float to shut down the chip.
The EN pin is clamped internally using a 6.5V
series-Zener-diode as shown in Figure 4.
Connecting the EN input pin through a pullup
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
EN LOGIC
GND
M1
R4
5V
U1
C4
VOUT
SW
L1
C2
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
10
APPLICATION INFORMATION
Setting the Output Voltage
The external resistor divider sets the output
voltage. The feedback resistor R1 also sets the
feedback-loop bandwidth through the internal
compensation capacitor (see the Typical
Application circuit). Choose R1 around 10k,
and R2with:
R2 =
R1
VOUT
0.8V
R1
FB
VOUT
R2
IL(MAX ) = ILOAD +
I L
2
VOUT VOUT
1
VIN
VIN
ILOAD
2
ILOAD
V
V
OUT 1 OUT
fS C1 VIN
VIN
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
11
VOUT =
VOUT VOUT
1
1
RESR +
fS L1
VIN
8 fS C2
RESR
GND
C6
V IN
3
C3
R5
R2
R1
R7
R4
R6
L1
C5
C3
V OUT
C2
R3
C2A
VOUT
>65%
VIN
PC BOARD LAYOUT
V
VOUT
1 OUT
2
VIN
8 fS L1 C2
V
V
= OUT 1 OUT
fS L1
VIN
C1A
C1
GND
C6
VIN
3
C4
R5
BST
MP1470
R2
R4
L1
C7
R6
C5
R7
SW
L
5V or 3.3V
R1
COUT
R8
C3
C2
R3
C2A
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
12
12V
3.3V
2A
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
13
VIN
GND
C1
C6
25V
25V
GND
GND
IN
BST
R4
0R
MP1470
GND
R6
NS
EN
GND
C3
R3
NS
R7
75k
NS
R1
40.2k
NS
GND
GND
C2
NS
GND
VOUT
C2A
GND
R2
7.68k
C5
FB
5V/2A
R5
100k
EN
L1
SW
SW
C4
GND
GND
GND
VIN
GND
C1
C6
25V
25V
GND
GND
IN
BST
R4
0R
L1
MP1470
GND
SW
SW
EN
R6
NS
EN
C3
R3
NS
R7
75k
NS
R1
40.2k
NS
GND
GND
C2
NS
GND
C2A
GND
R2
13k
C5
FB
GND
3.3V/2A VOUT
R5
100k
5
C4
GND
GND
GND
VIN
GND
C1
C6
25V
25V
GND
GND
IN
BST
0R
SW
C5
GND
FB
NS
R7
100k
NS
GND
C3
R3
R6
NS
EN
2.5V/2A VOUT
R5
100k
5
C4
L1
MP1470
GND
SW
EN
R4
GND
NS
R1
40.2k
C2
NS
GND
C2A
GND
R2
19.1k
GND
GND
GND
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
14
VIN
GND
C1
C6
25V
25V
GND
GND
IN
BST
R4
0R
MP1470
GND
EN
R6
NS
GND
C3
R3
NS
R7
120k
GND
C2A
GND
R2
32.4k
NS
GND
GND
C2
NS
NS
R1
40.2k
C5
FB
1.8V/2A VOUT
R5
100k
EN
L1
SW
SW
C4
GND
GND
GND
VIN
GND
C1
C6
25V
25V
GND
GND
IN
BST
0R
SW
C5
GND
FB
NS
R7
249k
NS
GND
C3
R3
R6
NS
EN
1.2V/2A VOUT
R5
100k
5
C4
L1
MP1470
GND
SW
EN
R4
GND
NS
R1
20.5k
C2
NS
GND
C2A
GND
R2
41.2k
GND
GND
GND
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
15
PACKAGE INFORMATION
TSOT23-6
See note 7
EXAMPLE
TOP MARK
PIN 1 ID
IAAAA
TOP VIEW
SEATING PLANE
SEE DETAIL''A''
FRONT VIEW
SIDE VIEW
NOTE:
DETAIL "A"
NOTICE: The information in this document is subject to change without notice. Users should warrant and guarantee that third
party Intellectual Property rights are not infringed upon when integrating MPS products into any application. MPS will not
assume any legal responsibility for any said applications.
MP1470 Rev. 1.02
8/27/2013
www.MonolithicPower.com
MPS Proprietary Information. Patent Protected. Unauthorized Photocopy and Duplication Prohibited.
2013 MPS. All Rights Reserved.
16
Mouser Electronics
Authorized Distributor