Documente Academic
Documente Profesional
Documente Cultură
Buy
Product
Folder
Support &
Community
Tools &
Software
Technical
Documents
Reference
Design
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
TPS2375x IEEE 802.3at PoE Interface With Wide Range High Efficiency DC-DC Controller
1 Features
3 Description
2 Applications
PACKAGE
TPS23751
TSSOP (16)
5.00 mm 4.40 mm
TPS23752
TSSOP (20)
6.50 mm 4.40 mm
From Ethernet
Pairs 1,2
ROB
RCS
CVC
RSRT2
OPTO1
CIO
OPTO2
CIZ
TLV431
RFBU
RSRD
RSRT1
M2
M1
OPTO2
VOUT
CVB
ARTN
Type 2 PSE
Indicator
RFBL
VDD
RTN
CCTL
RT
OPTO1
SRT
GATE
CS
SRD
OPTO3
DVC1
RVC
VC
VB
TPS23751
58V
RCTL
RAPD2
Adapter
RAPD1
VB
DOUT
T2P
RT2P
CLS
PAD
VSS
APD
CTL
RT
RCLS
0.1uF
From Ethernet
Pairs 3,4
DA
CIN
OPTO3
DEN
VOUT
COUT
RDEN
T1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
Table of Contents
1
2
3
4
5
6
Features ..................................................................
Applications ...........................................................
Description .............................................................
Revision History.....................................................
Pin Configuration and Functions .........................
Specifications.........................................................
1
1
1
2
3
4
6.1
6.2
6.3
6.4
6.5
6.6
6.7
40
40
40
40
40
4 Revision History
NOTE: Page numbers for previous revisions may differ from page numbers in the current version.
Changes from Revision C (January 2014) to Revision D
Page
Added ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section. ................................................................................................. 1
Page
Changed the T2P startup delay MAX value From: 0 ms To: 7 ms......................................................................................... 9
Page
Added text to the VC Pin Description: "The Sleep Mode output voltage is high enough to drive..." .................................... 19
Added text to the Sleep Mode Operation (TPS23752 only) " For more information regarding ..." ...................................... 19
Page
TPS23751, TPS23752
www.ti.com
PWP Package
20-Pin TSSOP
Top View
16
15
CLS
APD
RT
T2P
VSS
RTN
14
ARTN
13
GATE
12
SRD
CTL
VDD
DEN
20
19
VSS
RTN
CLS
18
ARTN
APD
17
VC
RT
16
GATE
VC
11
CS
T2P
15
CS
10
VB
SRD
14
CTL
13
VB
SRT
LED
12
MODE
10
11
SLPb
Thermal
Pad
SRT
WAKE
Thermal
Pad
Pin Functions
NAME
PIN
I/O
DESCRIPTION
TPS23751
TPS23752
VDD
DEN
I/O
Connect 24.9 k to VDD for detection. Pull to VSS to disable pass MOSFET.
CLS
I/O
APD
Raise 1.5 V above ARTN to disable pass MOSFET and force T2P active.
RT
T2P
SRD
CTL
LED
Open-drain drive for external LED controlled by SLPb, MODE, and WAKE.
WAKE
10
I/O
Pull WAKE low to re-enable the DC-DC converter from Sleep Mode.
SLPb
11
MODE
12
Enables pulsed MPS when entering Sleep Mode. Control LED in normal operation.
SRT
13
VB
10
14
CS
11
15
I/O
VC
12
16
I/O
DC-DC converter bias voltage. Bypass with 0.47 F or more to ARTN directly at pin.
GATE
13
17
ARTN
14
18
RTN
15
19
VSS
16
20
Pad
Connect to positive PoE input power rail. Bypass with 0.1 F to VSS.
Always connect PowerPAD to VSS. A large fill area is required to assist in heat dissipation.
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
6 Specifications
6.1 Absolute Maximum Ratings
over operating free-air temperature range (unless otherwise noted) (1) (2)
Voltage
Current, sinking
MIN
MAX
DEN, VDD
0.3
100
0.6
100
CLS (4)
0.3
6.5
0.3
6.5
CS to ARTN
0.3
VB
0.3
18
0.3
VC + 0.3
RTN (5)
Internally limited
LED
15
T2P, SRD
DEN
CLS
Current, sourcing
Current, average sourcing or
sinking
(2)
(3)
(4)
(5)
mA
65
VC
Internally limited
VB
Internally limited
GATE
mA
25
TJMAX
(1)
UNIT
Internally limited
mARMS
C
Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings
only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended
Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
ARTN must be connected to RTN.
With IRTN = 0.
Do not apply voltages to these pins.
SOA limited to RTN = 80 V at 1.2 A.
Electrostatic
discharge
2000
500
UNIT
V
JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
Electrostatic discharge
(1)
Contact
8000
Air
15000
UNIT
V
ESD per EN61000-4-2. A power supply containing the TPS23751 or TPS23752 was subjected to the highest test levels in the standard.
Refer to the ESD section.
TPS23751, TPS23752
www.ti.com
Input voltage
18
VB
0.5
1.5
SRT to ARTN
UNIT
57
RTN
Sinking current
MAX
1.2
SRD, T2P
LED
mA
10
VB (2)
mA
825
mA
Sourcing current
RCLS (2)
Resistance
RWAKE
392
VB (2)
Capacitance
0.08
Junction temperature
(1)
(2)
(3)
60
40
125
TPS23751
TPS23752
PWP (TSSOP)
PWP (TSSOP)
UNIT
16 PINS
20 PINS
RJA
39.5
38.5
C/W
RJC(top)
25.9
23.8
C/W
RJB
21.1
25.6
C/W
JT
0.7
0.7
C/W
JB
20.8
20.3
C/W
RJC(bot)
2.0
1.6
C/W
(1)
For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report (SPRA953).
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
TEST CONDITIONS
MIN
TYP
MAX
UNIT
12
12.8
13.8
VVDD = 48 V, VC = 0 V
1.1
1.5
2.1
0.9
1.3
1.8
IVC_OP
Operating current
VVC = 12 V, VCTL = VB
0.9
1.8
3.0
mA
tST
103
155
203
ms
8.6
8.9
9.2
3.2
3.4
4.75
5.00
5.25
1.43
1.50
1.57
Hysteresis
0.28
0.30
0.32
10
VCUV
UVLO threshold
VCUVH
Hysteresis
mA
VB (BIAS SUPPLY)
Output voltage
APD (AUXILIARY POWER DETECT)
VAPDEN
VAPDH
Leakage current
VAPD = 18 V
RT (OSCILLATOR)
FSW
226
251
276
kHz
FVFO
105
135
165
kHz
DMAX
75%
80%
85%
1.90
2.00
2.10
TSSD
(1)
35
2.15
(1)
Input resistance
2.25
V
mV
2.35
40.50
V
mV
1.87
3.01
5.09
ms
70
105
145
k
V
VZF
1.40
1.50
1.60
VZDC
1.55
1.75
1.95
5.0
V
V/V
CS (CURRENT SENSE)
VCSMAX
VCS_VFO
0.22
0.25
0.28
40
50
60
mV
85
100
115
mV
VPK
D = DMAX
32
40
50
mV
ICS_RAMP
D = DMAX
12
16
25
ICSDC
DC component of ICS
DSLOPE_ST
30%
34%
39%
t1
50
90
ns
tBLNK
Blanking period
100
150
200
ns
290
500
(1)
Parameters provided for reference only, and do not constitute part of TI published specifications for purposes of TI product warranty.
TPS23751, TPS23752
www.ti.com
TEST CONDITIONS
MIN
TYP
MAX
UNIT
0.35
0.60
1.00
0.70
1.00
1.40
Rise time
Fall time
(1)
(1)
40
27
ns
ns
Pull-up resistance
20
Pull-down resistance
10
ISRD = 2 mA sinking
Leakage current
0.25
0.45
10
155
Leakage current
THERMAL SHUTDOWN
Shutdown
TJ rising
Hysteresis (1)
135
145
20
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
TEST CONDITIONS
MIN
TYP
MAX
UNIT
1.10
1.66
2.10
5.7
1.10
1.66
2.10
SLPb
VSLPb falling until ILED
SLPb threshold
Input pullup current
MODE
MODE threshold
MODE hysteresis
(1)
1.6
5.7
2.43
2.50
2.57
3.95
5.33
6.88
0.60
0.90
1.50
10
0.5
mA
WAKE
Output voltage
RWKPLUP
Sleep mode
Pull-up resistance
LED
Output low voltage
SLPb , ILED = 10 mA
Leakage current
VLED = 18 V
10.0
10.6
11.5
mApk
10.0
10.6
11.5
mA
28.80%
28.88%
28.95%
75
87.5
(1)
215
ms
250
ms
Parameters provided for reference only, and do not constitute part of TI published specifications for purposes of TI product warranty.
TPS23751, TPS23752
www.ti.com
TEST CONDITIONS
MIN
TYP
MAX
UNIT
12
0.1
53.8
56.5
58.3
395
410
417
VDEN = VVDD = 57 V
Detection current
VPD_DIS
Disable threshold
DEN falling
Hysteresis
3.6
50
113
200
A
V
mV
CLS (CLASSIFICATION)
13 V VVDD 21 V, Measure IVDD + IDEN + IRTN
ICLS
VCL_ON
VCL_H
Classification current
RCLS = 1270
1.80
2.17
2.60
RCLS = 243
9.90
10.60
11.20
RCLS = 137
17.60
18.60
19.40
RCLS = 90.9
26.50
27.90
29.30
RCLS = 63.4
38.00
39.90
42.00
11.9
12.5
13
Hysteresis
1.4
1.6
1.7
21
22
23
0.50
0.75
0.90
mA
VCU_OFF
VCU_H
VMSR
VVDD falling
3.9
9.1
12
Leakage current
Hysteresis
On resistance
0.20
0.45
0.75
Current limit
0.85
1.00
1.20
Inrush current
100
140
180
mA
Inrush termination
80%
90%
99%
Foldback threshold
VRTN
11.0
12.3
13.6
500
800
1500
30
50
0.26
0.60
4.3
ms
10
tT2P
Leakage current
PoE PD UVLO
VUVLO_R
36.3
38.1
40
30.5
32.0
33.6
210
500
SUPPLY CURRENT
Measure IVDD, VVDD = 48 V, 40 V VVDD 57 V
Operating current
Copyright 20122016, Texas Instruments Incorporated
A
9
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
TEST CONDITIONS
Off-state current
MIN
TYP
MAX
UNIT
300
155
THERMAL SHUTDOWN
Shutdown
Hysteresis
(1)
TJ rising
135
(1)
145
20
Parameters provided for reference only, and do not constitute part of TI published specifications for purposes of TI product warranty.
DM
T
_S
PE
LO
AX
DS
0
0,
Time normalized to
one switching cycle
VGATE
50%
0
Time
VCS
50%
0
Time
tprf50-50
tpff90-10
90%
10%
90%
10%
Time
10
TPS23751, TPS23752
www.ti.com
7
TA = 40C
TA = 25C
TA = 125C
350
300
250
200
150
100
5
4
3
2
1
24
29
34
39
44
VDD (V)
49
54
57
10
VDD (V)
G001
G002
150
TA = 25C
VC Operating Current (mA)
140
CS VFO Peak Voltage (mV)
TA = 40C
TA = 25C
TA = 125C
6
DEN Blas Current (A)
400
130
120
110
100
90
80
70
RT = 16.9 k
RT = 34 k
RT = 169 k
5.2
TA = 25C
4.2
3.2
2.2
1.2
60
50
0.5
0.7
0.9
1.1
1.3
0.2
1.5
VSRT (V)
10
11
12
13
14
VC (V)
15
16
17
18
G004
18
13.6
VC Voltage in Sleep Mode (V)
17.5
ICS_RAMP Current (A)
G003
17
16.5
16
15.5
15
14.5
14
40
20
20
40
60
Temperature (C)
80
100
120
13.4
13.2
13
12.8
12.6
12.4
40
20
G005
20
40
60
Temperature (C)
80
100
120
G006
11
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
TA = 40C
TA = 25C
TA = 125C
1.28
TA = 25C
CTL PWM/VFO Threshold (V)
1.3
1.26
1.24
1.22
1.2
1.18
12
16
20
24
28
32
VDD (V)
36
40
44
2.2
2.1
500
1000
450
900
400
RT = 16.9 k
RT = 34 k
RT = 169 k
350
300
250
200
150
100
0
40
20
20
40
60
Temperature (C)
80
100
1.25
1.5
G008
Actual
Ideal
800
700
600
500
400
300
200
120
30
55
80
105
Programmable Conductance, 106/RT (1)
G009
125
G010
250
180
SRT = 0.5 V
RT = 34 k
TJ = 25C
Blanking Period (ns)
170
150
100
50
0
1.5
1
VSRT (V)
100
200
0.75
2.3
G007
50
2.4
2
0.5
48
160
150
140
130
1.6
1.7
1.8
1.9
VCTL (V)
120
40
20
G011
12
2.5
20
40
60
Temperature (C)
80
100
120
G012
TPS23751, TPS23752
www.ti.com
0.7
0.65
0.6
rDS(on) ()
0.55
0.5
0.45
0.4
0.35
0.3
10.6
10.55
10.5
10.45
TA = 40C
TA = 25C
TA = 125C
10.4
0.25
0.2
40
10.7
10.65
20
20
40
60
Temperature (C)
80
100
10.35
120
ILED (mA)
G013
10
G014
10.9
TA = 40C
TA = 25C
TA = 125C
10.85
10.8
10.75
10.7
10.65
10.6
10.55
10.5
10.45
10.4
39
44
49
54
VDD (V)
G015
13
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
7 Detailed Description
7.1 Overview
The TPS23751 and TPS23572 devices have a PoE that contains all of the features needed to implement an
IEEE802.3at type-2 powered device (PD) such as Detection, Classification, Type 2 Hardware Classification, and
140-mA inrush current mode DC-DC controller optimized specifically for isolated converters.
The TPS23751 and TPS23752 devices integrate a low 0.5- internal switch to allow for up to 0.85 A of
continuous current through the PD during normal operation.
The TPS23751 and TPS23752 devices contain several protection features such as thermal shutdown, current
limit foldback, and a robust 100-V internal switch.
14
TPS23751, TPS23752
www.ti.com
Voltage Regulator
(TPS23752 only)
VDD
VC
VB
Regulator
OSTD
SLEEP
Control
CONV.ON
Reference
CONV.OFF
VC
RT
VOSC
Oscillator
GATE
VOSC
CTL
1
CK
CLR
VFO
ARTN
ZDC COMP
VFO
COMP
80k
VFO
VZDC,VFO
VFO. OFF
20k
VCS,VFO
PWM
COMP
VFO
Soft Start
ISLOPE
0.35 V
VFO
0.35 V
Blanking
Circuit
1
ILIMIT
COMP
0.25 V
CS
ARTN
SRD
RSLOPE
VFO
GATE
Soft Start
Complete
ARTN
T2P
VFO
Reference
Generator
SRT
VCS,VFO
t2
VZDC,VFO
T2P Logic
CTL
VFO. OFF
APD
ARTN
0.25 V
15
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
Class
Comp.
12V &
10V
4V
VDD
Class
Comp.
22V &
21.25V
VSS
Mark
Comp.
5V &
4V
2.5V
REG.
800Ps
800Ps
12V
APD
Comp.
APD
DEN
CLS
VSS
RTN
Mark Comp Output
1.5V &
1.2V
ARTN
S
R
Type 2
State Eng.
1 = inrush
0 = current limit
R
Inrush latch
38.1V &
32V
UVLO
Comp.
t2
Inrush limit
1
threshold
Current limit
0
threshold
CONV.OFF
1
0
OTSD
IRTN sense
High if over
temperauture
VSS
RTN
Signals referenced to VSS unless otherwise noted
Hotswap
MOSFET
1
SLPb
Sleep
CLK
D
CLR Q
MPS
CLK
CLR Q
MODE
LED
1
Sleep
Q
CLK
Iref
RWKPLUP
VB
Sleep
VC
CLR Q
Sleep
WAKE
Oscillator
Soft Start
Complete
Frequency
Divider
MPS
Sleep
VREF
MPS
Regulator
Sleep
MPS
APD
ARTN
TPS23751, TPS23752
www.ti.com
MINIMUM POWER
at PD (W)
MAXIMUM POWER
at PD (W)
RESISTOR
RCLS ()
0.44
12.95
1270
0.44
3.84
243
3.84
6.49
137
6.49
12.95
90.9
12.95
25.5
63.4
CS (Current Sense): The CS pin serves as the current sense input for the DC-DC controller. The CS pin senses
the voltage at the high side of the current sense resistor (RCS in Figure 31). This voltage drives the current limit
comparator and the PWM comparator (see Block Diagram of DC-DC controller). A leading-edge blanking circuit
prevents MOSFET turn-on transients from falsely triggering either of these comparators. During the off time, and
also during the blanking time that immediately follows, the CS pin is pulled to ARTN through an internal pulldown
resistor.
The current limit comparator terminates the on-time portion of the switching cycle as soon as VCS exceeds
approximately 250 mV and the leading edge blanking interval has expired. If the converter is not in current limit,
then either the PWM comparator or the maximum duty cycle limiting circuit terminates the on time.
An internal slope compensation circuit generates a current that imposes a voltage ramp at the positive input of
the PWM comparator to suppress sub-harmonic oscillations. This current flows out of the CS pin. If desired, the
magnitude of the slope compensation can be increased by the addition of an external resistor in series with the
CS pin. The beginning of the slope compensation ramp is delayed to provide a smoother transition from PWM to
VFO mode, as shown in Figure 1. Slope compensation, including that generated by any external resistance, is
disabled in VFO mode.
17
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
CTL (Control): The CTL pin receives the control voltage from the external error amplifier. Typically this error
amplifier consists of a TL431 shunt regulator driving an optocoupler, but other configurations are possible. The
voltage differential between CTL and ARTN regulates power flow through the DC-DC converter. The voltage
VCTL_VFO set by the SRT pin represents the boundary between PWM and VFO mode. In the PWM mode of
operation, the CTL voltage determines the threshold at which the PWM comparator terminates the on-time
interval. During VFO mode, the inductor peak current is fixed and the CTL voltage varies the switching
frequency. During PWM mode the switching frequency is fixed and the CTL voltage varies the duty cycle.
DEN (Detection and Enable): The DEN pin implements two separate functions. A resistor (RDEN in Figure 31)
connected between VDD and DEN generates a detection signature whenever the voltage differential between VDD
and VSS lies between approximately 1.4 and 10.9 V. Beyond this range, the controller disconnects this resistor to
save power. For applications that wish to comply with the requirements of IEEE802.3at, the external resistance
should equal 24.9 k.
If the resistance connected between VDD and DEN is divided into two roughly equal portions, then the application
circuit can disable the PD by grounding the tap point between the two resistances. This action simultaneously
spoils the detection signature and thereby signals the PSE that the PD no longer requires power.
GATE: The gate drive pin drives the main switching MOSFET of the DC-DC converter. The internal gate driver
circuitry draws power from VC and returns it to ARTN. GATE is held low whenever the converter is disabled.
LED (TPS23752 only): The LED pin drives an external status LED. Connect the LED and its series currentlimiting resistor from VC to the LED pin. While in Sleep Mode, the controller pulls the LED pin to ARTN. The LED
pin is also pulled low during normal operation after the soft start is complete whenever the MODE pin is low. The
LED pin should draw as little current as possible to help minimize the power consumed by the PD in Sleep
Mode. If a status LED is not required, leave this pin open.
MODE (TPS23752 only): The MODE pin in combination with the SLPb pin sets the type of MPS (DC or pulsed)
during Sleep Mode. Holding this pin high when the SLPb pin transitions low causes the TPS23752 to generate a
DC MPS by drawing a total of 10.6 mA (typical) from the Ethernet cable. Holding this pin low when the SLPb pin
transitions low causes the TPS23752 to generate a pulsed MPS. Either MPS ensures that the PSE does not
disconnect power from the PD while it is asleep. An MPS is not generated if the APD pin is held high (> 1.5 V).
During normal operation, pulling MODE low causes the LED pin to pull low.
RT (Timing Resistor): A timing resistor (RT in Figure 31) connected between this pin and ARTN sets the PWM
switching frequency fSW according to Figure 31.
SW =
8.5 109 W
Hz
RT
(1)
The switching frequency remains constant during PWM operation, but decreases as VCTL falls below VCTL_VFO.
RT is a high impedance pin. Keep the connections short and isolate them from potential noise sources.
RTN: The RTN pin provides the negative power return path for the converter. Once VDD exceeds the UVLO
threshold (VUVLO_R), the internal pass MOSFET pulls RTN to VSS. Inrush limiting prevents the RTN current from
exceeding about 140 mA until the bulk capacitance (CIN in Figure 31) is fully charged. Inrush ends and the
converter begins operating when the RTN current drops below about 125 mA. The RTN current is subsequently
limited to about 1 A. If RTN ever exceeds about 12 V, then the controller returns to inrush limiting.
RTN should be connected to ARTN for most applications.
SLPb: (TPS23752 only): The SLPb pin controls entry into Sleep Mode. A falling-edge transition applied to this
pin during normal operation initiates Sleep Mode. This mode of operation disables converter switching, increases
the current limit of the internal VC regulator, and pulls the LED output low. Cycling VDD or pulling the WAKE pin
low terminates the Sleep Mode and restores normal operation.
SRD (Synchronous Rectifier Disable): This open-drain output pulls to ARTN whenever the DC-DC converter is
enabled, inrush and soft start are complete, and the voltage at the CTL pin exceeds the threshold VCTL_VFO set
by the SRT pin. A low voltage on the SRD pin signals the synchronous rectifier to begin operation. If the CTL pin
voltage drops below VCTL_VFO, then the SRD output goes high impedance to disable the synchronous rectifier.
This action ensures that the synchronous rectifier does not operate during VFO mode.
18
TPS23751, TPS23752
www.ti.com
SRT (Synchronous Rectifier Threshold): The SRT pin sets the thresholds VCTL_VFO and VCS_VFO, at which the DCDC converter switches between PWM and VFO. The application circuit normally uses a resistor divider (RSRT1
RSRT2 in Figure 31) to generate a voltage of 0.5 to 1.5 V at the SRT pin. When the voltage on the CTL pin
exceeds VCTL_VFO, the converter operates in PWM mode and the SRD pin is pulled low to enable the
synchronous rectifier. When the voltage on CTL falls below VCTL_VFO, the converter operates in VFO and the
SRD pin goes high impedance to disable the synchronous rectifier. Tying SRT to ARTN disables the VFO mode.
T2P (Type-2 PSE Indicator): The controller pulls this pin to ARTN whenever type-2 hardware classification has
been observed; or the APD pin is pulled high, after the internal T2P delay is complete, and VCTL 4 V. Once T2P
is valid, VCTL has no effect on the status of T2P. The T2P output will return to a high-impedance state if the part
enters thermal shutdown, the pass MOSFET enters inrush limiting, or if a type-2 PSE was not detected and the
voltage on APD drops below its threshold. The circuitry that watches for type-2 hardware classification latches its
result when the V(VDD-VSS) voltage differential rises above the upper classification threshold. This circuit resets
when the V(VDD-VSS) voltage differential drops below the mark threshold. The T2P pin can be left unconnected if it
is not used.
VB (Bias Voltage): The VB pin is the output of an internal 5 V regulator fed from VC. A ceramic bypass capacitor
with a minimum capacitance of no less than 80 nF must connect from VB to ARTN. VB may be used to bias the
feedback optocoupler. For the TPS23752, VB may also bias pullups for SLPb and MODE.
VC (Controller Voltage): The VC pin connects to the auxiliary bias supply for the DC-DC controller. The MOSFET
gate driver draws current directly from VC. VB is regulated down from VC to provide power for the rest of the
internal control circuitry. A startup current source from VDD to VC controlled by a comparator with hysteresis
implements the converter bootstrap startup. VC must receive power from an auxiliary source, such as an auxiliary
winding on the flyback transformer, to sustain normal operation after startup. A low-ESR bypass capacitor, such
as a ceramic capacitor, must connect from VC to ARTN to supply the gate drive current required to drive the
external switching MOSFET.
The TPS23752 regulates VC to 12.8 V while in Sleep Mode to regulate the brightness of the Sleep-Mode LED.
The Sleep Mode output voltage is high enough to drive at least three LEDs in series when additional brightness
is required. This reduces the required value of RLED and associated power consumption for a given LED bias
current.
VDD: The VDD pin connects to the positive side of the input supply. The VDD pin provides operating power to the
PD controller, allows this circuit to monitor the input line voltage, and serves as the source for DC-DC startup
current. In the TPS23752, it also supplies the LED and MPS current during Sleep-Mode operation
VSS: The VSS pin connects to the negative rail of the input supply. It serves as a local ground for the PD control
circuitry. The PowerPAD must connect to VSS to ensure proper operation.
WAKE (TPS23752 only): The WAKE pin performs several functions. During Sleep Mode, it outputs a currentlimited 2.5 V. Pushing the external pushbutton (SWAKE in Figure 31) during Sleep Mode connects the WAKE pin
to optocoupler, OPTO6. An internal current comparator detects this excess current drawn by OPTO6 and reenables the DC-DC converter out of Sleep Mode. The WAKE pin now connects back to the internal pullup
resistor (RWKPLUP in the Sleep Mode block diagram) to provide bias current for OPTO6. The optocoupler alerts
the system controller that the button has been pressed during sleep operation. Circuit board routing should
protect WAKE from noise sources on the board.
19
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
10.1 14.5
20.5
30
Shutdown
Classify
Detect
6.9
2.7
IEEE 802.3-2008
Once started, the PD must present a Maintain Power Signature (MPS) to assure the PSE that it is still present.
The PSE monitors its output for a valid MPS and turns the port off if it loses the MPS. Loss of the MPS returns
the PSE to the idle state. Figure 22 shows the operational states as a function of PD input voltage. The upper
half is for IEEE 802.3-2008, and the lower half shows specific differences for IEEE 802.3at. The dashed lines in
the lower half indicate these states are the same (e.g., Detect and Class) for both.
Normal Operation
42.5
37
57
42
Normal Operation
250 s Transient
Class-Mark Transition
T2 Reset Range
Mark
IEEE 802.3at
PI Voltage (V)
20
TPS23751, TPS23752
www.ti.com
Power Loop
Resistance
(max)
PSE Output
Power (min)
PSE Static
Output
Voltage (min)
PD Input
Power (max)
IEEE802.3at-2008
802.3at (Type 1)
20
15.4W
44 V
12.95W
37 V 57 V
N/A
802.3at (Type 2)
12.5
30W
50 V
25.5W
37 V 57 V
42.5 V 57 V
The PSE can apply voltage either between the RX and TX pairs (pins 1 - 2 and 3 - 6 for 10baseT or 100baseT),
or between the two spare pairs (4 - 5 and 7 - 8). Power application to the same pin combinations in 1000baseT
systems is recognized in IEEE 802.3at. 1000baseT systems can handle data on all pairs, eliminating the spare
pair terminology. The PSE may only apply voltage to one set of pairs at a time. The PD uses input diode bridges
to accept power from any of the possible PSE configurations. The voltage drops associated with the input
bridges create a difference between the standard limits at the PI and the TPS23751 and TPS23752
specifications.
A compliant type 2 PD has power management requirements not present with a type 1 PD. These requirements
include the following:
1. Must interpret type 2 hardware classification,
2. Must present hardware class 4,
3. Must implement DLL negotiation,
4. Must behave like a type 1 PD during inrush and startup,
5. Must not draw more than 13W for 80ms after the PSE applies operating voltage (power-up),
6. Must not draw more than 13W if it has not received a type 2 hardware classification or received permission
through DLL,
7. Must meet various operating and transient templates, and
8. Optionally monitor for the presence or absence of an adapter (assume high power).
As a result of these requirements, the PD must be able to dynamically control its loading, and monitor T2P for
changes. In cases where the design needs to know specifically if an adapter is plugged in and operational, the
adapter should be individually monitored, typically with an optocoupler.
7.4.1.1 Threshold Voltages
The TPS23751 and TPS23752 have a number of internal comparators with hysteresis for stable switching
between the various states. Figure 23 relates the parameters in the Electrical Characteristics section to the PoE
states. The mode labeled Idle between Classification and Operation implies that the DEN, CLS, and RTN pins
are all high impedance. The state labeled Mark, which is drawn in dashed lines, is part of the new type 2
hardware class state machine.
21
TPS23751, TPS23752
www.ti.com
PD Powered
Idle
Classification
Type 1
Type 2
Functional State
Mark
Detection
VDD-VSS
VCL_H
VUVLO_H
VCU_H
VCL_ON
VCU_OFF
VUVLO_R
VMSR
Converter Starts
Inrush
IPI
100mA/div
V(VDD-VSS)
Class
Mark
Detect
V(RTN-VSS)
10V/div
Time: 50ms/div
22
TPS23751, TPS23752
www.ti.com
7.4.1.3 Detection
The TPS23751 or TPS23752 pulls DEN to VSS whenever V(VDD-VSS) is below the lower classification threshold.
When the input voltage rises above VCL-ON, the DEN pin goes to an open-drain condition to conserve power.
While in detection, RTN is high impedance, and almost all the internal circuits are disabled. An RDEN of 24.9 k
(1%), presents the correct signature. It may be a small, low-power resistor since it only sees a stress of about 5
mW. A valid PD detection signature is an incremental resistance ( V/I ) between 23.75 k and 26.25 k at the
PI.
The detection resistance seen by the PSE at the PI is the result of the input bridge resistance in series with the
parallel combination of RDEN and internal VDD loading. The incremental resistance of the input diode bridge may
be hundreds of ohms at the very low currents drawn when 2.7 V is applied to the PI. The input bridge resistance
is partially compensated by the TPS23751 or TPS23752 effective resistance during detection.
The type 2 hardware classification protocol of IEEE 802.3at specifies that a type 2 PSE drops its output voltage
into the detection range during the classification sequence. The PD is required to have an incorrect detection
signature in this condition, which is referred to as a mark event (see Figure 24). After the first mark event, the
TPS23751 or TPS23752 presents a signature less than 12 k until it has experienced a V(VDD-VSS) voltage below
the mark reset threshold (VMSR). This operation is explained more fully in the Hardware Classification section.
7.4.1.4 Hardware Classification
Hardware classification allows a PSE to determine the power requirements of a PD before powering, and helps
with power management once power is applied. Type 2 hardware classification permits high power PSEs and
PDs to determine whether the connected device can support high-power operation. A type 2 PD presents class 4
in hardware to indicate that it is a high-power device. A type 1 PSE treats a class 4 device like a class 0 device,
allotting 13 W if it chooses to power the PD. A PD that receives a 2-event class understands that it is powered
from a high-power PSE and it may draw up to 25.5 W immediately after the 80 ms startup period completes. A
type 2 PD that does not receive a 2-event hardware classification may choose to not start, or must start in a 13
W condition and request more power through the DLL after startup. The standard requires a type 2 PD to
indicate that it is underpowered if this occurs. Startup of a high-power PD under 13 W implicitly requires some
form of powering down sections of the application circuits.
The maximum power entries in Table 1 determine the class the PD must advertise. The PSE may disconnect a
PD if it draws more than its stated Class power, which may be the hardware class or a lower DLL-derived power
level. The standard permits the PD to draw limited current peaks that increase the instantaneous power above
the Table 1 limit, however the average power requirement always applies.
The TPS23751 and TPS23752 implement two-event classification. Selecting an RCLS of 63.4 provides a valid
type 2 signature. A TPS23751 or TPS23752 may be used as a compatible type 1 device simply by programming
class 03 per Table 1. DLL communication is implemented by the Ethernet communication system in the PD and
is not implemented by the TPS23751 or TPS23752.
The TPS23751 and TPS23752 disable classification above VCU_OFF to avoid excessive power dissipation. CLS
voltage is turned off during PD thermal limiting or when DEN is active. The CLS output is inherently current
limited, but should not be shorted to VSS for long periods of time.
Figure 25 shows how classification works for the TPS23751 and TPS23752. Transition from state-to-state occurs
when comparator thresholds are crossed (see Figure 22 and Figure 23). These comparators have hysteresis,
which adds inherent memory to the machine. Operation begins at idle (unpowered by PSE) and proceeds with
increasing voltage from left to right. A 2-event classification follows the (heavy lined) path towards the bottom,
ending up with a latched type 2 decode along the lower branch that is highlighted. This state results in a low T2P
during normal operation. Once the valid path to type 2 PSE detection is broken, the input voltage must transition
below the mark reset threshold to start anew.
23
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
Idle
www.ti.com
Detect
Mark
Reset
Mark
Class
Between
Ranges
Class
Between
Ranges
Class
Between
Ranges
UVLO
Falling
UVLO
Rising
Operating
T2P
Open-Drain
TYPE 1 PSE
Hardware Class
Class
Between
Ranges
UVLO
Rising
Operating
T2P Low
TYPE 2 PSE
Hardware Class
UVLO
Falling
TPS23751, TPS23752
www.ti.com
shown in Figure 26, VVC continues to rise until the startup threshold (VCUV approximately 8.9 V) is exceeded,
turning the startup source off and enabling switching. The VB regulator is always active, powering the internal
converter circuits as VVC rises. There is a slight delay between the removal of charge current and the start of
switching as the softstart ramp sweeps above the VZDC threshold. VVC falls as it powers both the internal circuits
and the switching MOSFET gates. If the converter control bias output rises to support VVC before it falls to VCUV
VCUVH (approximately 5.7 V), a successful startup occurs. In Figure 26, T2P is active if a type 2 PSE is plugged
in.
V(VDD-RTN)
50V/div
Converter Starts
Inrush
IPI
100mA/div
PI Powered
V(VC-RTN)
5V/div
OUTPUT VOLTAGE
5V/div
Type 1 PSE
T2P @ OUTPUT
5V/div
Type 2 PSE
Time: 20ms/div
25
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
20V/div
CIN Completes Charge
While Converter Operates
IPI
500mA/div
16-V Input Step
VRTN < 12V @ 800 s
V(RTN-VSS)
10V/div
26
TPS23751, TPS23752
www.ti.com
(SWAKE in Figure 31) is monitored by the WAKE pin and the latched sleep state exits when the button is pressed.
The button is connected to ARTN through an optocoupler LED (OPTO6 in Figure 31) that alerts the device
controller the button was pushed during normal operation. The MODE pin also has a second function, serving to
activate the LED output when driven low during normal converter operation. For more information regarding the
TPS23752 Sleep Mode Feature, see TPS23752 Maintain Power Signature Operation In Sleep Mode (SLVA588).
7.4.2.1 Converter Controller Features
The TPS23751 and TPS23752 DC-DC controller implements typical current-mode control as well as variable
frequency operation for light load efficiency optimization as shown in the Functional Block Diagram. Features
include programmable oscillator, over-current, PWM, VFO, and ZDC comparators, current-sense blanker,
softstart, and gate driver. In addition, an internal slope-compensation ramp generator, thermal shutdown, and
startup current source with control are provided.
The TPS23751 and TPS23752 are targeted at high efficiency, current mode, synchronous, flyback converters
incorporating an external error amplifier. In PWM mode, the external error amplifier and optocoupler drives the
CTL pin to demand current from the PWM. The internal current sense to control (CS to CTL pin) gain is 5 V/V.
VFO mode can be enabled using a voltage divider on the SRT pin. The TPS23751 and TPS23752 enter VFO
mode when VCTL falls below VSRT/2 + 1.75 V.
7.4.2.2 PWM and VFO Operation; CTL, SRT, and SRD Pin Relationships to Output Load Current
As the TPS23751 and TPS23752 transition from PWM to VFO mode with decreasing output load current, several
things happen to help reduce the light load losses of the DC-DC converter. A summary is shown in Table 3.
Table 3. Comparison of PWM and VFO Modes
MODE
SWITCHING FREQUENCY
SYNCHRONOUS RECTIFIER
(control with SRD pin)
INTERNAL SLOPE
COMPENSATION
PWM
Constant; set by RT
Enabled
VFO
Disabled
The state of the SRD pin depends on the internal operating mode (PWM or VFO) and is used to enable or
disable the synchronous rectifier. In addition to disabling the synchronous rectifier, the TPS23751 and TPS23752
reduce the switching frequency in VFO mode to maintain output regulation.
Synchronous rectification provides an efficiency advantage over a standard diode rectifier at medium to heavy
loads, but not at lighter loads. The SRD feature can provide a means to recover the light load losses by disabling
the synchronous rectifier and allowing the standard diode rectifier to take over as illustrated in Figure 28 by the
VFO/PWM mode efficiency curve.
27
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
90
VFO/PWM Mode
85
80
Efficiency (%)
75
70
PWM Mode Only
65
60
55
50
45
40
0
0.1
0.2
0.3
0.4
0.5
0.6
0.7
0.8
0.9
Figure 28. TPS23751 and TPS23752 Light Load Efficiency versus Mode
Figure 29 illustrates operation through the VFO to PWM to VFO transitions. As load current increases, so does
VCTL. When VCTL exceeds the rising threshold, the TPS23751 and TPS23752 transition from VFO to PWM mode,
and SRD goes low. The converter now operates with fixed frequency and current demand set by VCTL. As load
current decreases, so does VCTL. When VCTL decays below the falling threshold, the TPS23751 and TPS23752
transition from PWM to VFO mode, and SRD goes high. The converter now operates with variable frequency set
by VCTL, and fixed current demand set by VSRT.
28
TPS23751, TPS23752
www.ti.com
ILOAD
Natural Hysteresis
1A/div
VCTL
VFO
Mode
PWM Mode
VFO
Mode
500mV/div
VSRD
10V/div
Time: 5ms/div
29
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
30
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
VPOE
VDD
RDEN
Low Voltage
Output
DEN
CLS
VSS
Power
Circuit
TPS23751/2
RCLS
D1
C1
www.ti.com
RTN
Adapter
Option 1
Adapter
Option 2
Adapter
Option 3
31
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
From Ethernet
Pairs 1,2
RT2P
RSRD
RSRT1
M2
M1
OPTO1
TLV431
OPTO2
VB
RWAKE
WAKE
RSL
MODE
VOUT
OPTO4
RPB
SLPb
RMODE
RLED
LED
TPS23752
P 2/2
VC
SLPb
RSLN
OPTO5
MODE
SWAKE
RMPS
OPTO6
PBb
RFBU
Sleep Mode
Processor Control Interface
CIO
CIZ
RFBL
ROB
VOUT
CVC
OPTO1
Type 2 PSE
Indicator
OPTO2
RSRT2
ARTN
TPS23752
P 1/2
SRT
GATE
CS
SRD
OPTO3
DVC1
RVC
VC
VB
CVB
RT
CCTL
RCTL
RTN
VSS
APD
CTL
RT
DOUT
RCS
VDD
58V
CLS
PAD
VB
RAPD2
Adapter
RAPD1
DEN
RCLS
0.1uF
From Ethernet
Pairs 3,4
DA
CIN
OPTO3
T2P
VOUT
COUT
RDEN
T1
32
TPS23751, TPS23752
www.ti.com
33
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
(2)
3. Set VSRT using a voltage divider from VB to ARTN as shown in Figure 31.
4. Choose RSRT1 = 100 k and then calculate RSRT2 as follows:
R
V
100 k W 0.5 V
RSRT2 = SRT1 SRT =
= 11.1 kW
VB - VSRT
5 V - 0.5 V
(3)
RT =
(4)
(DMAX - DSLOPE _ ST )
(5)
VDD
RVFF
ARTN
RTN
GATE
CS
RS
CS
RCS
34
TPS23751, TPS23752
www.ti.com
V
PGATE = VC SW QGATE C
VQG
(6)
Compute gate drive power if VC is 12 V and QGATE is 17 nC
12
PGATE = 12 V 250kHz 17nC
= 61.2mW
10
(7)
This equation illustrates why MOSFET QG should be an important consideration in selecting the switching
MOSFETs.
2. Estimate the required bias current at some intermediate voltage during the CVC discharge. For the TPS23751
and TPS23752, 12 V provides a reasonable estimate. Add the operating bias current to the gate drive
current.
P
61.2mW
IDRIVE = GATE =
= 5.1mA
VC
12 V
ITOTAL = IDRIVE + IVC _ OP = 5.1mA + 1.8mA = 6.9mA
(8)
3. Compute the required CVC based on startup within the typical softstart delay of 3.01 ms.
T
I
3.01ms 6.9mA
CVC1 + CVC2 = SSD TOTAL =
= 6.49F
VCUVH
3.2 V
(9)
4. Choose a 10 F electrolytic and 0.47 F ceramic capacitor each rated for 16 V (minimum). Compute the
initial time to start the converter when operating from PoE. Using a typical bootstrap current of 1.5 mA,
compute the time to startup.
TST =
10.47 mF 8.9 V
= 62.1ms
1.5mA
(10)
IVC _ ST
1.5mA
= 22.3ms
(11)
35
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
ITOTAL
6.9mA
= 4.9ms
(12)
TDISCHARGE
4.9ms
Duty Cycle : D =
=
= 18.0%
TDISCHARGE + TRECHARGE 4.9ms + 22.3ms
(13)
1
1
Hiccup Frequency : F =
=
= 37Hz
TDISCHARGE + TRECHARGE 4.9ms + 22.3 ms
(14)
RVC
VC
CVC
T1
Bias WInding
ARTN
IT2P-OUT
IT2P
VC
RT2P-OUT
VT2P-OUT
VT2P Low
Indicates
Type 2
T2P From
TPS23751/2
(15)
2. The optocoupler current transfer ratio, CTR, is not needed to determine RT2P. A device with a minimum CTR
of 100% at 1 mA LED bias current, IT2P, is selected. Note that in practice, CTR varies with temperature, LED
bias current, and aging. These variations may require some iteration using the CTR-versus- IDIODE curve on
the optocoupler data sheet.
36
TPS23751, TPS23752
www.ti.com
(16)
8.2.2.14 Softstart
Converters require a softstart on the voltage error amplifier to prevent output overshoot on startup. Figure 35
shows a common implementation of a secondary-side softstart that works with the typical TL431 error amplifier.
The softstart components consist of DSS, RSS, and CSS. They serve to control the output rate-of-rise by pulling
VCTL down as CSS charges through ROB, the optocoupler, and DSS. This has the added advantage that the TL431
output and CIZ are preset to the proper value as the output voltage reaches the regulated value, preventing
voltage overshoot due to the error amplifier recovery. The secondary-side error amplifier does not become active
until there is sufficient voltage on the secondary. The TPS23751 and TPS23752 provide a primary-side softstart
which persists long enough (approximately 3ms) for secondary side voltage-loop softstart to take over. The
primary-side current-loop softstart controls the switching MOSFET peak current by applying a slowly rising ramp
voltage to a second PWM control input. The PWM is controlled by the lower of the softstart ramp or the CTLderived current demand. The actual output voltage rise time is usually much shorter than the internal softstart
period. Initially the internal softstart ramp limits the maximum current demand as a function of time. The current
limit, secondary-side softstart, or output regulation assume control of the PWM before the internal softstart period
is over.
From Regulated
Output Voltage
ROB
RSS
RFBU
CIZ
DSS
CSS
RFBL
TLV431
37
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
Converter Starts
50V/div
Inrush
Converter Starts
Inrush
IPI
IPI
100mA/div
100mA/div
PI Powered
V(VDD-VSS)
Class
V(VC-RTN)
Mark
5V/div
Detect
OUTPUT VOLTAGE
5V/div
Type 1 PSE
V(RTN-VSS)
T2P @ OUTPUT
5V/div
10V/div
Type 2 PSE
Time: 20ms/div
Time: 50ms/div
38
TPS23751, TPS23752
www.ti.com
10 Layout
10.1 Layout Guidelines
Printed-circuit-board layout recommendations are provided in the evaluation module (EVM) documentation
available for these devices.
39
TPS23751, TPS23752
SLVSB97D JULY 2012 REVISED JANUARY 2016
www.ti.com
PRODUCT FOLDER
TECHNICAL
DOCUMENTS
TOOLS &
SOFTWARE
SUPPORT &
COMMUNITY
TPS23751
Click here
Click here
Click here
Click here
Click here
TPS23752
Click here
Click here
Click here
Click here
Click here
11.3 Trademarks
PowerPAD, E2E are trademarks of Texas Instruments.
All other trademarks are the property of their respective owners.
11.5 Glossary
SLYZ022 TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
40
www.ti.com
12-Nov-2015
PACKAGING INFORMATION
Orderable Device
Status
(1)
Eco Plan
Lead/Ball Finish
(2)
(6)
(3)
Op Temp (C)
Device Marking
(4/5)
TPS23751PWP
ACTIVE
HTSSOP
PWP
16
90
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
23751
TPS23751PWPR
ACTIVE
HTSSOP
PWP
16
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
23751
TPS23752PWP
ACTIVE
HTSSOP
PWP
20
70
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS23752
TPS23752PWPR
ACTIVE
HTSSOP
PWP
20
2000
Green (RoHS
& no Sb/Br)
CU NIPDAU
Level-2-260C-1 YEAR
-40 to 85
TPS23752
(1)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Addendum-Page 1
Samples
www.ti.com
12-Nov-2015
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
13-Feb-2016
Device
SPQ
Reel
Reel
A0
Diameter Width (mm)
(mm) W1 (mm)
TPS23751PWPR
HTSSOP
PWP
16
2000
330.0
12.4
TPS23752PWPR
HTSSOP
PWP
20
2000
330.0
16.4
Pack Materials-Page 1
B0
(mm)
K0
(mm)
P1
(mm)
W
Pin1
(mm) Quadrant
6.9
5.6
1.6
8.0
12.0
Q1
6.95
7.1
1.6
8.0
16.0
Q1
13-Feb-2016
Device
Package Type
Package Drawing
Pins
SPQ
Length (mm)
Width (mm)
Height (mm)
TPS23751PWPR
HTSSOP
PWP
16
2000
367.0
367.0
38.0
TPS23752PWPR
HTSSOP
PWP
20
2000
367.0
367.0
38.0
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as components) are sold subject to TIs terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TIs terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TIs goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or enhanced plastic are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products
Applications
Audio
www.ti.com/audio
www.ti.com/automotive
Amplifiers
amplifier.ti.com
www.ti.com/communications
Data Converters
dataconverter.ti.com
www.ti.com/computers
DLP Products
www.dlp.com
Consumer Electronics
www.ti.com/consumer-apps
DSP
dsp.ti.com
www.ti.com/energy
www.ti.com/clocks
Industrial
www.ti.com/industrial
Interface
interface.ti.com
Medical
www.ti.com/medical
Logic
logic.ti.com
Security
www.ti.com/security
Power Mgmt
power.ti.com
www.ti.com/space-avionics-defense
Microcontrollers
microcontroller.ti.com
www.ti.com/video
RFID
www.ti-rfid.com
www.ti.com/omap
TI E2E Community
e2e.ti.com
Wireless Connectivity
www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright 2016, Texas Instruments Incorporated