Documente Academic
Documente Profesional
Documente Cultură
CSC-211 Multifunction
Protection IED
Technical Application Manual
Compiled: Jin Rui
Checked: Hou Changsong
Standardized: Li Lianchang
Version V1.01
Doc.Code0SF.451.085(E)
Issued Date2012.8.31
VersionV1.01
Doc. Code: 0SF.451.085(E)
Issued Date2012.8
Copyright owner: Beijing Sifang Automation Co., Ltd
Note: the company keeps the right to perfect the instruction. If equipment does not agree with
the instruction at anywhere, please contact our company in time. We will provide you with
corresponding service.
Preface
Purpose of this manual
This manual describes the functions, operation, installation, and placing into
service of IED CSC-211. In particular, one will find:
Target audience
This manual mainly face to installation engineer, commissioning engineer and
operation engineer with perfessional electric and electrical knowledge, rich
experience in protection function, using protection IED, test IED, responsible
for the installation, commissioning, maintenance and taking the protection
IED in and out of normal service.
Technical support
In case of further questions concerning the CSC family, please contact
SiFang compay or your local SiFang representative.
Safety information
Avoid to touching the circuitry when covers are removed. The IED
contains electirc circuits which can be damaged if exposed to static
electricity. Lethal high voltage circuits are also exposed when covers
are removed
Using the isolated test pins when measuring signals in open circuitry.
Potentially lethal voltages and currents are present
Changing the setting value group will inevitably change the IEDs
operation. Be careful and check regulations before making the
change
Contents
Chapter 1
Introduction .................................................................................................................. 1
Overview ..................................................................................................................................... 2
Features ...................................................................................................................................... 3
Functions..................................................................................................................................... 5
3.1
3.2
3.3
3.4
3.5
Chapter 2
1
1.2
1.3
1.4
3.1
Introduction ................................................................................................................ 12
3.2
3.3
3.4
3.5
Introduction ................................................................................................................ 14
4.2
4.3
Introduction ................................................................................................................ 16
5.2
5.2.1
5.2.2
5.2.3
Setting ....................................................................................................................................... 18
6.1
Introduction ................................................................................................................ 18
6.2
Authorization ............................................................................................................................. 19
7.1
Chapter 3
1
Introduction ................................................................................................................ 19
Overcurrent protection ............................................................................................... 21
Introduction ................................................................................................................ 22
1.2
1.2.1
1.2.2
1.2.3
1.2.4
1.2.5
Logic diagram..................................................................................................... 26
1.3
1.4
Setting list........................................................................................................... 29
1.5
Reports ...................................................................................................................... 30
1.6
Chapter 4
1
Introduction ................................................................................................................ 34
1.2
1.2.2
1.2.3
1.2.4
Logic diagram..................................................................................................... 39
1.3
1.4
Setting list........................................................................................................... 42
1.5
IED reports................................................................................................................. 44
1.6
Chapter 5
1
Introduction ................................................................................................................ 48
1.2
1.2.2
1.2.3
Logic diagram..................................................................................................... 52
1.3
1.4
1.5
IED reports................................................................................................................. 56
1.6
Chapter 6
1
Setting list........................................................................................................... 54
Introduction ................................................................................................................ 60
1.2
1.3
1.2.1
1.2.2
Logic diagram..................................................................................................... 61
1.4
1.5
1.6
Chapter 7
1
Introduction ................................................................................................................ 68
1.2
1.4
1.6
1.2
1.3
1.4
Chapter 9
Introduction ................................................................................................................ 78
1.2
1.2.2
1.2.3
1.3
1.4
1.5
1.6
Chapter 10
1
1.5
Chapter 8
1.3
1.4.1
Undervoltage protection............................................................................................. 85
Introduction ................................................................................................................ 86
1.2
1.2.2
1.2.3
1.2.4
1.3
1.4
1.4.1
1.5
IED reports................................................................................................................. 93
1.6
Chapter 11
1
Introduction ................................................................................................................ 96
1.2
1.2.2
1.2.3
Logic diagram..................................................................................................... 97
1.3
1.4
1.6
1.2
1.2.2
1.2.3
1.2.4
1.3
1.4
1.6
Introduction ...............................................................................................................112
1.2
1.2.2
Logic diagram....................................................................................................114
1.3
1.4
Setting list..........................................................................................................115
1.5
IED reports................................................................................................................116
1.6
Chapter 14
1
1.5
Chapter 13
1
Setting list........................................................................................................... 99
1.5
Chapter 12
1
Setting list........................................................................................................... 92
Introduction ...............................................................................................................118
1.2
1.2.2
1.2.3
1.2.4
1.3
1.4
1.5
1.6
Chapter 15
1
1.2
1.2.2
1.3
1.4
1.6
1.2
1.3
1.4
1.5
1.2
1.2.2
1.3
1.4
1.5
Chapter 18
1
Chapter 17
1
1.5
Chapter 16
1
1.2
1.3
1.4
1.4.1
1.5
2
2.2
2.4
3.2
3.4
3.5
3.6
Chapter 19
1.2
1.3
1.4
Chapter 20
1.1.2
1.2
1.3
1.4
2
3.3
3.4.1
3.2.1
2.3
2.5
3
2.2
2.2.2
2.2.3
2.2.4
2.3
2.4
2.4.1
2.5
2.6
Chapter 21
Chapter 22
1
1.1
1.1.2
1.2
1.2.2
1.2.3
1.3
1.4
1.5
Chapter 23
1
1.2
2.2
2.3
2.4
2.5
2.5.2
2.5.3
2.5.4
2.5.5
2.5.6
Report............................................................................................................... 197
2.5.7
2.5.8
2.5.9
2.5.10
3.2
3.3
4.2
4.3
5.2
6.2
7.2
7.3
8.2
8.3
9.2
9.3
Chapter 24
1
1.2
1.3
1.4
1.5
1.6
1.7
1.8
2.2
4.1
11 kinds of IEC and ANSI inverse time characteristic curves ................................. 304
4.2
4.3
CT Requirement...................................................................................................................... 317
5.1
5.2
5.3
5.4
5.5
5.4.2
5.4.3
5.4.4
5.4.5
5.4.6
Definite time overcurrent protection and earth fault protection ........................ 324
5.5.2
Inverse time overcurrent protection and earth fault protection ........................ 325
Chapter 1 Introduction
Chapter 1 Introduction
Chapter 1 Introduction
Overview
CSC-211 series are selective, reliable and high speed multifunction
protection IED (Intelligent Electronic Device), which are able to be applied
for protection, control and measurement for following applications:
Chapter 1 Introduction
Features
Chapter 1 Introduction
CB status supervision
Chapter 1 Introduction
Functions
3.1
Protection functions
Description
ANSI Code
IEC 61850
IEC 60617
Logical Node
graphical
Name
symbol
Current protection
3IINV>
Overcurrent protection
50,51,67
PTOC
3I >>
3I >>>
I0INV>
PEFM
I0>>
I0>>>
50G, 51G
50Ns, 51Ns,
3INE>
67Ns
3INE>>
46
protection
Thermal overload protection
49
PTTR
Ith
Overload protection
50OL
PTOC
3I >OL
Voltage protection
Overvoltage protection
59
PTOV
Undervoltage protection
27
PTUV
64
3U>
3U>>
3U<
3U<<
VE>
50BF
RBRF
I0>BF
I2>BF
50SH-Z
25
RSYN
Auto-reclosing
79
RREC
Three-pole tripping
94-3
PTRC
OI
46NI
Chapter 1 Introduction
46NU
Undercurrent protection
37
I<
81U
27
97FF
Other functions
3.2
Control functions
Description
ANSI Code
IEC 61850
IEC 60617
Logical Node
graphical
Name
symbol
3.3
Monitoring functions
Description
3.4
Station communication
Description
Chapter 1 Introduction
3.5
Chapter 1 Introduction
1.1
1.2
1.3
1.4
10
Report record
The report record includes tripping, alarm and operation reports. See Chapter
24 general report list for detail.
11
Disturbance recorder
3.1
Introduction
To get fast, complete and reliable information about fault current, voltage,
binary signal and other disturbances in the power system is very important.
This is accomplished by the disturbance recorder function and facilitates a
better understanding of the behavior of the power system and related primary
and secondary equipment during and after a disturbance. An analysis of the
recorded data provides valuable information that can be used to explain a
disturbance, basis for change of IED setting plan, improvement of existing
equipment etc.
The disturbance recorder, always included in the IED, acquires sampled data
from measured analogue quantities, calculated analogue quantity, binary
input and output signals.
3.2
Fault recording
The IED can save the latest 40 fault records (be memorized in case of power
disconnection), which can be read via the IED operation interface or
communication port. The fault record consists of the following information:
3.3
Operation setting
Wave recording
Wave recording function is used to record the analogue data and status with a
pre-defined length after and before disturbance occurs, reshow the operation
track of the protected IED. The recording wave includes at most 12 analogue
channels, 64 binary channels (32 binary input, 16 binary output and 16
GOOSE signal) and time sequence information. IED records the data as the
sample of 20 points in each cycle, accumulated length of each record is up to
12
8 seconds and 20 latest recording waves can be stored. Wave are searched
and called via dedicated software from the RS232 serial port on panel, and be
converted to COMTRADE format for being used by other recording wave
analysis software or fault simulation software.
3.4
3.5
Operation record
The disturbance recorder information is saved for each of the recorded
disturbances in the IED and the user may use the local human machine
interface or dedicated tool to get some general information about the
recordings. The disturbance recording information is included in the
disturbance recorder files. The information is also available on a station bus
according to IEC 61850 and IEC 60870-5-103.
Fault wave recorder with great capacity, can record full process of any fault,
and can save the corresponding records. Optional data format or wave format
is provided, and can be exported through serial port or Ethernet port by
COMTRADE format.
13
Self-supervision function
4.1
Introduction
The IED may test all hardware components itself, including loop out of the
relay coil. Finding whether or not the IED is in fault through warning LED and
warning characters which shown in LCD and display reports to indicate fault
type.
The method of fault elimination is replacing fault board or eliminating external
fault.
4.2
4.3
Self-supervision principle
Self-supervision report
Table 1 Self-supervision report list
14
Information
Description
RAM Error
RAM is abnormal
EPROM Error
EPROM is abnormal
Flash Error
Flash is abnormal
BO Abnormal
AD Error
AD is abnormal
Zero Offset
Invalid SetGr
Information
Description
15
5.1
Introduction
Use the time synchronization source selector to select a common source of
absolute time for the IED when it is a part of a protection system. This makes
comparison of events and disturbance data between all IEDs in a SA system
possible.
5.2
Synchronization principle
Time definitions
The error of a clock is the difference between the actual time of the clock, and
the time the clock is intended to have. The rate accuracy of a clock is
normally called the clock accuracy and means how much the error increases,
i.e. how much the clock gains or loses time. A disciplined clock is a clock that
knows its own faults and tries to compensate for them, i.e. a trained clock.
Synchronization principle
From a general point of view synchronization can be seen as a hierarchical
structure. A module is synchronized from a higher level and provides
synchronization to lower levels.
5.2.1
5.2.2
5.2.3
17
Setting
6.1
Introduction
Settings are divided into separate lists according to different functions. The
setting consists of two parts -setting list and communication parameters.
6.2
Operation principle
The setting procedure can be ended at any the time by the key SET or
QUIT. If the key SET is pressed, the display shows the content of Select.
The range of setting zone is from 1 to 16. After confirming with the setting
zone-key SET, those new settings will be valid. If key QUIT is pressed
instead, all modifications which have been changed will be ignored.
18
Authorization
7.1
Introduction
To safeguard the interests of customers, both the IED and the tools that are
accessing the IED are protected, subject of authorization handling. The
concept of authorization, as it is implemented in the IED and the associated
tools is based on the following facts:
There are different levels (or types) of guest, super user and protection
engineer that can access or operate different areas of the IED and tools
functionality.
19
20
21
Overcurrent protection
1.1
Introduction
The non-directional overcurrent elements can be applied as backup
protection functions in various applications including line and transformer
protection in systems with radial nature and those which are supplied from
a single source. The directional overcurrent protection allows the
application of the IED also in systems where protection coordination
depends on both the magnitude of the fault current and the direction of
power flow to the fault location, for instance in case of parallel lines or
transformers, or in a loop configuration. Main features of the overcurrent
protection are as follows:
First definite stage and inverse time stage can be set individually to
alarm or trip
1.2
Protection principle
1.2.1
Time characteristics
22
The time characteristic for each stage can be chosen as definite time stage
or some type of inverse time characteristic. 11 kinds of inverse time
characteristics are available. It is also possible to create a user defined
time characteristic. Each stage can operate in conjunction with the
integrated inrush restraint and directional functions and operate based on
measured phase current. In addition, an undervoltage control feature is
provided which can be used for definite overcurrent stages.
Furthermore, each stage is independent from each other and can be
combined as desired.
Pickup value for the definite stage can be set in setting value. Each phase
current is compared with the corresponding setting value with delay time. If
currents exceed the associated pickup value, after expiry of the time delay,
the trip command or alarm signal is issued. The dropout value of the
definite stages is approximately equal to 96% of the pickup value for I/In
0.5. The condition for delay time starting is expressed in the following
formula:
Equation 1
The delay time can be set for each definite stage individually in setting.
After the delay time elapsed, a trip command or alarm signal is issued.
For the delay time of inverse time characteristic, which is calculated here
based on the type of the set characteristic, the magnitude of the current
and a time multiplier, both ANSI and IEC based standard curves are
available, and any user-defined characteristic can be defined using
following formula:
K_OC
Equation 2
where:
A_OC: Time factor for inverse time stage
B_OC: Delay time for inverse time stage
P_OC: Index for inverse time stage
23
1.2.2
1.2.3
24
component can be set for each definite stage by the dedicated binary
settings.
The voltages connected to IED may correspond to three phase to earth
voltages VA-N, VB-N, VC-N or any phase to earth voltage or phase to
phase voltage by using dedicated binary setting. In case of 3Ph V
Connect is enabled, three phase to phase voltages are measured, or any
one phase to phase voltage should be measured.
1.2.4
Forward
IA
Bisector
Ph_Char
U BC_Ref
-IA
Phase
Current
Voltage
Ia
U bc
Ib
U ca
25
Ic
U ab
As can be seen from Table 2, the healthy voltages are used in direction
determination. This guarantee corrects direction determination even if the
fault voltage has collapsed totally because of a single-phase short-circuit
fault. For three-phase short-circuit fault, without any healthy phase,
memory voltage values are used to determine direction clearly if the
measured voltage values are not sufficient. The detected direction is
based on the memory voltage of previous power cycles.
During direction detection, if VT fail happens (a short circuit or broken wire
in the voltage transformer's secondary circuit or operation of the voltage
transformer fuse), may result in maloperation by directional overcurrent
elements. In such situation, directional (if selected) overcurrent protection
will be blocked.
1.2.5
Logic diagram
Ia2/Ia1 >
OR
Ib2/Ib1 >
AND
Ic2/Ic1 >
Cross BLK
t<
Uab<
Ubc<
Uca<
OC1_V Blk On
LV For OC 1
OR
OC2_V Blk On
LV For OC 2
26
Ia >
VT Fail
AND
Blk Fun_VTFail
OR
UnBlk Fun_VTFail
OR
Phase A Forward
OC1 Dir On
AND
DEF A OK
AND
LV For OC I
OC1_V Blk On
AND
0
OC1 2H_Blk Off
< I_2H_UnBlk
AND
Ia2/Ia1>
OC1 2H_Blk On
DEF A OK
Func_OC1
AND
Trip/Alarm
0
OC1 2H_Blk Off
Cross BLK
OC1 2H_Blk On
27
Ia Inverse
VT Fail
AND
Blk Fun_VTFail
UnBlk Fun_VTFail
OR
OR
AND
Phase A Forward
OC Inv Dir On
0
OCInv 2H_Blk Off
< I_2H_UnBlk
AND
Ia2/Ia1>
OCInv 2H_Blk On
INV A OK
Func_OC Inv
AND
0
OCInv 2H_Blk Off
Cross BLK
OCInv 2H_Blk On
1.3
OC1_Trip
OC2_Trip
OC Inv Trip
Description
IP1
IP2
IP3
UP1
UP2
UP3
28
Trip/Alarm
INV A OK
Description
OC1_Trip
OC2_Trip
OC Inv Trip
1.4
Setting parameters
1.4.1
Setting list
Table 5 Function setting list for overcurrent protection
NO.
Default
Abbr.
1.
In
I_OC1
2.
0.4
3.
4.
Explanation
Unit
Min.
Max.
0.05In
20.00In
T_OC1
0.00
60.00
1.5In
I_OC2
0.05In
20.00In
0.1
T_OC2
0.00
60.00
1.00
120.0
12
0.05In
20.00In
0.05
999.0
0.001
1000
0.01
10.00
0.00
60.00
degree
0.00
90.00
0.25In
20.00In
0.07
0.50
0.00
60.00
90.0
U_OC_UnBlk
blocking overcurrent
protection (phase to phase)
6.
Curve_OC Inv
7.
0.5In
I_OC Inv
8.
K_OC Inv
9.
0.056
A_OC Inv
10.
0.02
P_OC Inv
11.
B_OC Inv
12.
30
Angle_OC
13.
In
I_2H_UnBlk
Time multiplier
Time factor for inverse time
stage
14.
0.15
Ratio_I2/I1
current to fundamental
component
15.
0.2
T2h_Cross_Blk
29
NO.
Abbr.
Explanation
1.
Func_OC1
2.
Func_OC2
3.
Func_OC Inv
1.0
OC1 Dir On
1.1
OC1_V Blk On
1.2
OC1 2H_Blk On
1.3
OC2 Dir On
1.4
OC2 V_Blk On
1.5
C2 2H_Blk On
1.6
OC Inv Dir On
1.7
OCInv 2H_Blk On
2.9
3Ph V Connect
1Ph V Connect
2.14
4.0
OC1 Alarm
OC1 Trip
4.1
OC Inv Alarm
OC Inv Trip
1.5
Reports
Bit
Explanation
Enable or disable the direction for
stage 1
Enable or disable the low voltage
blocking for stage 1
Enable or disable the inrush
restraint for stage 1
Enable or disable the direction for
stage 2
Enable or disable the low voltage
blocking for stage 2
Enable or disable the inrush
restraint for stage 2
Enable or disable the direction for
inverse stage
Enable or disable the inrush
restraint for inverse stage
Select voltage connection way by
single phase or three phase
Enable the function of VT fail
blocking
Stage 1 of overcurrent protection
alarm or trip
Inverse stage of overcurrent
protection alarm or trip
30
Description
OC1 Trip
OC2 Trip
OC Inv Trip
Information
Description
Inrush Blk
Information
Description
OC1 Alarm
OC Inv Alarm
1.6
Technical data
Table 10 Technical data for overcurrent protection
Item
Rang or Value
Tolerance
0.08 Ir to 20.00 Ir
3% setting or 0.02Ir
Time delay
Reset time
approx. 40ms
Reset ratio
Current
0.08 Ir to 20.00 Ir
3% setting or 0.02Ir
IEC standard
Normal inverse;
5% setting + 40ms, at 2
Very inverse;
Extremely inverse;
with IEC60255-151
Long inverse
ANSI
Inverse;
5% setting + 40ms, at 2
Short inverse;
Long inverse;
Moderately inverse;
C37.112,
Very inverse;
Extremely inverse;
Definite inverse
user-defined characteristic
T=
5% setting + 40ms, at 2
<I/ISETTING < 20, in accordance
with IEC60255-151
20ms
31
100s
Reset mode
instantaneous
Reset time
approx. 40ms,
Directional element
170
Characteristic angle
32
3, at phase to phase
voltage >1V
33
1.1
Introduction
The non-directional earth fault elements can be applied as backup protection
functions in various applications including line and transformer protection in
systems with radial nature and those which are supplied from a single source.
The directional earth fault protection allows the application of the IED also in
systems where protection coordination depends on both the magnitude of the
earth fault current and the direction of power flow to the fault location, for
instance, in case of parallel lines or transformers, or in a loop configuration.
Main features of the earth fault are as follows:
34
11 kinds of the IEC and ANSI inverse time characteristic curves as well
as optional user defined characteristic
First definite stage and inverse time stage can be set individually to alarm
or trip
1.2
Protection principle
1.2.1
Time characteristic
The time characteristic for each stage can be chosen as definite time stage or
some type of inverse time characteristic. 11 kinds of inverse time
characteristics are available. It is also possible to create a user defined time
characteristic. Each stage can operate in conjunction with the integrated
inrush restraint and directional functions and operate based on measured
phase current.
The earth fault protection can operate with the measured or calculated zero
sequence current (zero-sequence current IN measured from earth phase CT
or zero-sequence current 3I0 calculated by the summation of three phase
currents, 3I0=IA+IB+IC). These two types of measured quantity can be enabled
or disabled via binary setting. If setting 3I0 Measured is enabled in the
binary setting, the function will operate based on the measured
zero-sequence current, whereas, the 3I0 Calculated is enabled, the
zero-sequence current is calculated from the summation of three phase
currents.
Furthermore, each stage is independent from each other and can be
combined as desired.
Pickup value for the definite stage can be set in setting value. The measured
or calculated zero-sequence current is compared with the corresponding
setting value with delay time. If zero-sequence current exceed the associated
pickup value, after expiry of the time delay, trip command is issued. The
condition for delay time start is expressed in the following formula
Equation 3
The time delay can be set for each definite stage individually in setting. After
the delay time elapsed, trip command or alarm signal is issued. The drop out
value of the definite stages is approximately equal to 96% of the pickup value
for 3I0/In0.5.
35
The time delay of inverse time characteristic is calculated based on the type
of the set characteristic, the magnitude of the current and a time multiplier.
For the inverse time characteristic, both ANSI and IEC based standard curves
are available, and any user-defined characteristic can be defined using the
following equation:
K_EF
Equation 4
where:
A_EF: Time factor for inverse time stage
B_EF: Delay time for inverse time stage
P_EF: index for inverse time stage
K_EF: Time multiplier
The time is set to count up for a user-defined time delay. The time delay can
be set for each definite stage individually through corresponding settings.
After the user-defined time delays elapsed, a trip command is issued.
1.2.2
Inrush restraint
The protection IED may detect large magnetizing inrush currents during
transformer energizing. In addition to considerable unbalance fundamental
current, inrush current comprises large second harmonic current which does
not appear in short circuit current. Therefore, the inrush current may affect the
protection functions which operate based on the fundamental component of
the measured current. Accordingly, inrush restraint logic is provided to
prevent earth fault protection from maloperation.
Generally, inrush restraint for earth fault protection is performed based on the
second harmonic contents of three phase currents. However, it is possible to
use the IED only for earth fault protection and therefore, the phase currents
may be not connected to the IED. In such cases, if the binary setting of EF
Chk I02/I01 is enabled, second harmonic content of zero sequence current is
considered if the zero sequence current is measured from neutral CT. As
mentioned previously, the binary setting of 3I0 Measured is enabled for this
situation. So, the inrush condition is recognized if the ratio of second
36
1.2.3
1.2.3.1
voltage defines the forward and reverse area. The forward area is in range of
80around the rotated reference voltage. If the vector of the fault current -3I0
is in this area, the fault condition is detected as forward direction. The
zero-sequence direction detection characteristic is shown in Figure 6.
3I 0
90
0
3U 0_Ref
0_Char
Forward
-3 I 0
Bisector
1.2.3.2
38
can be detected. However, for the condition that the zero sequence voltages
below 2V, no direction determination would be applied, thus, the fault is
considered as reverse direction.
The fault current -3I2 is in phase opposition to the fault current 3I2 and lags
from the voltage 3V2 by the fault angle 2_Char. To satisfy different
applications, the reference voltage can be rotated by adjustable angle
between 0and 90in clockwise direction (negative sign) to be closely
adjusted to the vector of fault current -3I2. This would provide the best
detection result for direction determination. The rotated reference voltage
defines the forward and reverse area. The forward area is in range of 80
around the rotated reference voltage. If the vector of fault current -3I2 is in this
area, the fault condition is detected as forward direction. The negative
sequence direction detection characteristic is shown in Figure 7.
3I2
90
0
3 U 2_ Ref
2_Char
Forward
-3 I 2
Bisector
1.2.4
Logic diagram
EF Chk I02/I01
AND
Ir BLK EF
I02/I01 >
39
Figure 8 Logic diagram for inrush restraint based on measured zero sequence current
Max(Ia1,Ib1,Ic1) >I_2H_UnBlk
AND
EF Chk I2/I1
Ir BLK EF
Ia2/Ia1 >
Ib2/Ib1 >
OR
Ic2/Ic1 >
Figure 9 Logic diagram for inrush restraint based on based on phase currents
UnBlk Fun_VTFail
VT Fail
OR
Blk Fun_VTFail
AND
U0/I0-
OR
3U0>2V
Forward
3U0 Calculated
VT Fail
U2/I2-
Blk Fun_VTFail
AND
EF U2/I2 Dir
OR
AND
UnBlk Fun_VTFail
UnBlk Fun_VTFail
V1p VT Fail
OR
Blk Fun_VTFail
AND
U0/I0-
OR
3U0>2V
Forward
3U0 Meaured
VT Fail
U2/I2-
Blk Fun_VTFail
AND
EF U2/I2 Dir
OR
AND
UnBlk Fun_VTFail
40
EF1 2H_Blk On
1
Forward
Func_EF1
AND
Trip/Alarm
EF1 Dir On
Figure 11 Logic diagram for first definite stage of earth fault protection
I0 Inverse
0
Ir BLK EF
EFInv 2H_Blk On
1
Forward
Func_EF Inv
AND
Trip/Alarm
EF Inv Dir On
Figure 12 Logic diagram for inverse time stage of earth fault protection
1.3
IP1
IP2
IP3
IP0
UP1
UP2
UP3
EF1 Trip
EF2 Trip
EF Inv Trip
41
Signal
Description
IP1
IP2
IP3
IP0
UP1
UP2
UP3
Signal
Description
EF1 Trip
EF2 Trip
EF Inv Trip
1.4
Setting parameters
1.4.1
Setting list
Table 13 Function setting list for earth fault protection
NO.
Default
Abbr.
1.
In
3I0_EF1
2.
0.4
T_EF1
3.
1.5In
3I0_EF2
4.
0.1
T_EF2
5.
Curve_EF Inv
Explanation
Zero-sequence current
setting for stage 1
Time delay for stage 1
Zero-sequence current
setting for stage 2
Delay time for stage 2
Unit
Min.
Max.
0.05In
20.00In
0.00
60.00
0.05In
20.00In
0.00
60.00
12
0.05In
20.00In
0.05
999.0
0.001
1000
0.01
10.00
0.000
60.00
degree
0.00
90.00
6.
0.5In
3I0_EF Inv
stage
42
7.
K_EF Inv
8.
12
A_EF Inv
9.
P_EF Inv
10.
B_EF Inv
11.
30
Angle_EF
Time multiplier
Time factor for inverse
time stage
NO.
Default
Abbr.
Explanation
Unit
Min.
Max.
degree
0.00
90.00
0.25In
20.00In
0.25In
20.00In
0.07
0.50
0.07
0.50
zero-sequence direction
Characteristic angle for
12.
30
Angle_Neg
negative-sequence
direction
13.
In
I_2H_UnBlk
14.
In
3I0_2H_UnBlk
15.
0.15
Ratio I2/I1
harmonic current to
fundamental component
Ratio for zero sequence
second harmonic
16.
0.15
Ratio I02/I01
current to zero
sequence fundamental
component
Abbr.
Explanation
1.
Func_EF1
2.
Func_EF2
3.
Func_EF Inv
Default
1.8
EF1 Dir On
1.9
EF1 2H_Blk On
1.10
EF2 Dir On
1.11
EF2 2H_Blk On
1.12
EF Inv Dir On
1.13
EFInv 2H_Blk On
1.14
EF Chk I2/I1
EF Chk I02/I01
Explanation
Enable or disable the
direction for stage 1
Enable or disable the inrush
restraint for stage 1
Enable or disable the
direction for stage 2
Enable or disable the inrush
restraint for stage 2
Enable or disable the
direction for inverse stage
Enable or disable the inrush
restraint for inverse stage
Enable or disable inrush
restraint by I2/I1 or I02/I01
43
Bit
Default
1.15
EF U2/I2 Dir On
2.7
3I0 Measured
3I0 Calculated
2.8
3U0 Measured
3U0 Calculated
2.11
2.14
4.2
EF1 Alarm
EF1 Trip
4.3
EF Inv Alarm
EF Inv Trip
1.5
Explanation
Enable or disable the
negative sequence direction
IED reports
Table 16 Event information list
Information
Description
EF1 Trip
EF2 Trip
EF Inv Trip
Inrush Blk
Information
Description
EF1 Alarm
EF Inv Alarm
1.6
Technical data
Table 18 Technical data for earth fault protection
Item
Rang or value
Tolerance
44
Current
0.08 Ir to 20.00 Ir
3% setting or 0.02Ir
Time delay
Reset time
approx. 40ms
Reset ratio
0.08 Ir to 20.00 Ir
3% setting or 0.02Ir
IEC standard
Normal inverse;
IEC60255-151
Very inverse;
5% setting + 40ms, at 2
Extremely inverse;
<I/ISETTING < 20
Long inverse
ANSI
Inverse;
ANSI/IEEE C37.112,
Short inverse;
5% setting + 40ms, at 2
Long inverse;
<I/ISETTING < 20
Moderately inverse;
Very inverse;
Extremely inverse;
Definite inverse
user-defined characteristic
IEC60255-151
T=
5% setting + 40ms, at 2
<I/ISETTING < 20
20ms
100s
Reset mode
instantaneous
Reset time
approx. 40ms
Directional element
160
3, at 3U01V
3, at 3U22V
45
46
47
1.1
Introduction
In networks with high impedance earthing, the phase to earth fault current is
significantly smaller than load current and phase to phase short circuit
currents. Another difficulty for earth fault protection is that the magnitude of
the phase to earth fault current is almost independent of the fault location in
the network.
Sensitive earth fault protection can be used to detect and give selective trip of
phase to earth faults in isolated or compensated networks. The protection
function also can be applied to detect high impedance earth faults in solidly or
low-resistance earthed networks.
Sensitive earth fault protection integrated in the IED provides following
features:
Dedicated sensitive CT
1.2
Protection principle
1.2.1
Time characteristic
48
The time characteristic for each stage can be chosen as definite time stage or
some type of inverse time characteristic. 11 kinds of inverse time
characteristics are available. It is also possible to create a user defined time
characteristic. Each stage can operate in conjunction with the integrated
directional functions and operate based on measured phase current which is
injected from the dedicated sensitive current transformer.
Furthermore, each stage is independent from each other and can be
combined as desired.
Pickup value for the definite stage can be set in setting value. The measured
current from sensitive CT input is compared with the corresponding setting
value with delay time. If the measured current exceeds the associated pickup
value, after expiry of the time delay, the trip command or alarm signal is
issued. The dropout value of the definite stages is approximately equal to 96%
of the pickup value.
The time delay of inverse time characteristic is calculated based on the type
of the set characteristic, the magnitude of the current and a time multiplier.
For the inverse time characteristic, both ANSI and IEC based standard curves
are available, and any user-defined characteristic can be defined using the
following equation:
K_SEF
Equation 5
where:
A_SEF: Time factor for inverse time stage
B_SEF: Delay time for inverse time stage
P_SEF: index for inverse time stage
K_SEF: Time multiplier
1.2.2
1.2.2.1
U0/I0- measurement
In this method, the direction determination is performed by comparing the
displacement angle between zero sequence system quantities. In current
path, the measured current Is from the sensitive input is applied. In the
voltage path, the displacement voltage VN is used as reference voltage, if it is
connected, and the binary setting 3U0 Measured is enabled. Otherwise the
IED calculates the zero sequence voltage 3V0 from the summation of the
three phase voltages if setting 3U0 Calculated is enabled. The condition for
direction determination with 3V0 quantity is that the magnitude of 3V0 is larger
than the setting U_3V0_SEF
Contrary to the directional phase elements, which work with the un-faulted
voltage as reference voltage, for the sensitive earth fault protection, the zero
sequence voltage is used as the reference voltage for direction determination.
Depending on the connection of voltage transformer (setting 3U0
50
Forward
90
- I NS
Bisector
NS_Char
3U0_Ref
I NS
1.2.2.2
Cos measurement
Similar to U0/I0- method, the direction determination is performed in cos
method by using the measured current Is from sensitive current input together
with the measured or calculated displacement voltage. In this context, the
measured displacement voltage is used if it is connected, and the binary
setting 3U0 Measured is enabled. Otherwise the IED calculates the zero
sequence voltage 3V0 from the summation of the three phase voltages if
setting 3U0 Calculated is enabled. The condition for direction determination
with 3V0 quantity is that the magnitude of 3V0 is larger than the setting
U_3V0_SEF.
51
IS
90
Forward
3U0_Ref
- IS
1.2.3
Logic diagram
U0/I0-
AND
Forward
3U0>
IsCOS
AND
Forward
3U0>
52
UnBlk Fun_VTFail
VT Fail
Blk Fun_VTFail
OR
3U0 Calculated
AND
Forward
OR
Forward Release
AND
V1p VT Fail
Blk Fun_VTFail
OR
3U0 Measured
UnBlk Fun_VTFail
Is >
Func_SEF1
T
AND
Trip/Alarm
Figure 18 Logic diagram for the first definite stage of sensitive earth fault protection
Is Inverse
Func_SEF Inv
AND
Trip/Alarm
Figure 19 Logic diagram for the inverse time stage of sensitive earth fault protection
1.3
53
IS
SEF1 Trip
SEF1 Alarm
SEF2 Trip
SEF2 Alarm
SEF Inv Trip
SEF Inv Alarm
UP1
UP2
UP3
Description
Is
UP1
UP2
UP3
Signal
Description
SEF1 Trip
SEF1 Alarm
SEF2 Trip
SEF2 Alarm
stage trip
Sensitive earth fault protection inverse time
stage alarm
1.4
Setting parameters
1.4.1
Setting list
Table 21 Function setting list for sensitive earth fault protection
NO.
1.
54
Default
In
Abbr.
I_SEF1
Explanation
Sensitive current
setting for stage 1
Unit
Min.
Max.
0.005
1.00
(SEF)
(SEF)
0.05In
20.00In
(Normal)
(Normal)
NO.
Default
Abbr.
Explanation
Unit
Min.
Max.
2.
0.4
T_SEF1
0.00
60.00
0.005
1.00
(SEF)
(SEF)
0.05In
20.00In
(Normal)
(Normal)
0.00
60.00
12
0.005
1.00
(SEF)
(SEF)
0.05In
20.00In
(Normal)
(Normal)
0.05
999.0
0.001
1000
0.01
10.00
0.000
60.00
degree
0.00
90.00
0.005
1.00
2.00
100.0
3.
1.5In
4.
0.1
5.
I_SEF2
T_SEF2
Curve_SEF
Inv
Sensitive current
6.
0.5In
I_SEF Inv
stage
7.
K_SEF Inv
8.
12
A_SEF Inv
9.
P_SEF Inv
10.
B_SEF Inv
Time multiplier
Time factor for inverse
time stage
11.
30
Angle_SEF
for U0/I0-
measurement
Sensitve current for
12.
0.01
IsCOS_SEF
direction determination
of IsCos
measurement
13.
20
U_3V0_SEF
Abbr.
Explanation
1.
Func_SEF1
2.
Func_SEF2
3.
Func_SEF Inv
2.1
SEF1 Dir On
Explanation
Enable or disable the direction for
55
Bit
Explanation
stage 1
2.2
SEF2 Dir On
2.3
2.4
2.8
3U0 Measured
3U0 Calculated
2.14
4.4
SEF1 Alarm
SEF1 Trip
4.5
SEF2 Alarm
SEF2 Trip
4.6
1.5
IED reports
Table 24 Event information list
Information
Description
SEF1 Trip
SEF2 Trip
Information
Description
SEF1 Alarm
SEF2 Alarm
1.6
Technical data
Table 26 Technical data for sensitive earth fault protection
Item
Range or value
Tolerance
56
3 % setting value or 1 mA
0.08 Ir to 20.00 Ir
Time delay
Reset ratio
Reset time
Approx. 40 ms
Inverse time characteristics
3 % setting value or 1 mA
0.08 Ir to 20.00 Ir
IEC standard
Normal inverse;
5% setting + 40ms, at 2
Very inverse;
Extremely inverse;
with IEC60255-151
Long inverse
ANSI
Inverse;
5% setting + 40ms, at 2
Short inverse;
Long inverse;
Moderately inverse;
C37.112,
Very inverse;
Extremely inverse;
Definite inverse
5% setting + 40ms, at 2
user-defined characteristic
T=
A
i
P
I SET
B k
20ms
100s
Reset mode
instantaneous
Reset time
approx. 40ms
I cos
(V0 / I0)
Direction measurement
IE and VE measured
or 3V0 calculated
57
58
160
Chapter 6 Negative-sequence
overcurrent protection
Chapter 6 Negative-sequence
overcurrent protection
59
Chapter 6 Negative-sequence
overcurrent protection
Negative-sequence overcurrent
protection
1.1
Introduction
Negative-sequence overcurrent protection detects unbalanced loads on the
system. It is especially useful to monitor the unbalanced load of motors. This
is due to the fact that unbalanced loads create counter-rotating fields in
three-phase induction motors, which cause overheating in rotor end zones. In
addition, the protection function may be used to detect interruptions, short
circuits and polarity problems with current transformers. Furthermore, it is
suitable for detecting single-phase and two-phase faults with fault currents
lower than load currents.
The protection provide following features:
The first definite stage and inverse stage can be set individually as alarm
or trip stage
1.2
Protection principle
1.2.1
Equation 6
60
Chapter 6 Negative-sequence
overcurrent protection
Furthermore, each stage is independent from each other and can be
combined as desired.
Individual pickup value for each definite stage can be set in setting value. The
calculated negative sequence current from Equation 6 is compared
separately with the corresponding setting value with delay time. If the
calculated negative-sequence current exceeds the associated pickup value,
after expiry of the time delay, the trip command or alarm signal is issued. The
drop out value of the definite stages is approximately equal to 95% of the
pickup value for I/In 0.5.
The time delay of inverse time characteristic is calculated based on the type
of the set characteristic, the magnitude of the current and a time multiplier.
For the inverse time characteristic, both ANSI and IEC based standard curves
are available, and any user-defined characteristic can be defined using the
following equation:
K_NSOC
Equation 7
where:
A_NSOC: Time factor for inverse time stage
B_NSOC: Delay time for inverse time stage
P_NSOC: index for inverse time stage
K_NSOC: Time multiplier
1.2.2
Logic diagram
61
Chapter 6 Negative-sequence
overcurrent protection
CT Fail
AND
3I2 > 3I2_NSOC1
T1
NS1 Trip/Alarm
T2
NS2 Trip/Alarm
Func_NSOC1 On
AND
Func_NSOC2 On
AND
NS INV Trip/Alarm
Func_NSOC Inv
1.3
1.4
Setting parameters
IP1
IP2
IP3
NSOC1 Trip
NSOC1 Alarm
NSOC2 Trip
NSOC2 Alarm
NSOC Inv Trip
NSOC Inv Alarm
Description
IP1
IP2
IP3
Signal
NSOC1 Trip
62
Description
Negative sequence overcurrent protection
stage 1 trip
Chapter 6 Negative-sequence
overcurrent protection
Negative sequence overcurrent protection
NSOC1 Alarm
stage 1 alarm
Negative sequence overcurrent protection
NSOC2 Trip
stage 2 trip
Negative sequence overcurrent protection
NSOC2 Alarm
stage 2 alarm
Negative sequence overcurrent protection
1.4.1
Setting list
Table 29 Function setting list for negative-sequence overcurrent protection
NO.
Default
Abbr.
Explanation
Unit
Min.
Max.
0.05In
20.00In
0.00
60.00
0.05In
20.00In
0.00
60.00
12
0.05In
20.00In
0.05
999.0
0.001
1000
0.01
10.00
0.000
60.00
Negative sequence
1.
In
3I2_NSOC1
2.
0.4
T_NSOC1
3.
1.5In
3I2_NSOC2
4.
0.1
5.
T_NSOC2
Curve_NSO
C Inv
6.
0.5In
3I2_NSOC
Inv
protection
7.
K_NSOC Inv
8.
0.056
A_NSOC Inv
9.
0.02
P_NSOC Inv
10.
B_NSOC Inv
Time multiplier
Time factor for inverse
time stage
63
Chapter 6 Negative-sequence
overcurrent protection
Table 30 Logical linker list for negative-sequence overcurrent protection
NO.
Abbr.
Explanation
1.
Func_NSOC1
2.
Func_NSOC2
3.
Func_NSOC Inv
4.7
NSOC1 Alarm
NSOC1 Trip
4.8
Bit
1.5
Explanation
Stage 1 of negative sequence
overcurrent protection alarm or trip
Inverse stage of negative sequence
overcurrent protection alarm or trip
IED reports
Table 32 Event information list
Information
Description
NSOC1 Trip
NSOC2 Trip
Information
Description
NSOC1 Alarm
1.6
Technical data
Table 34 Technical data for negative sequence overcurrent protection
Item
Rang or Value
Tolerance
64
Current
0.08 Ir to 20.00 Ir
Time delay
1% setting or +40ms, at
200% operating setting
Reset time
40 ms
Chapter 6 Negative-sequence
overcurrent protection
Reset ratio
Current
0.08 Ir to 20.00 Ir
3% setting or 0.02Ir
IEC standard
Normal inverse;
5% setting + 40ms, at 2
Very inverse;
Extremely inverse;
with IEC60255-151
Long inverse
ANSI
Inverse;
5% setting + 40ms, at 2
Short inverse;
Long inverse;
Moderately inverse;
C37.112,
Very inverse;
Extremely inverse;
Definite inverse
user-defined characteristic
T=
A
i
P
I SET
B k
5% setting + 40ms, at 2
<I/ISETTING < 20, in accordance
with IEC60255-151
20ms
100s
Reset time
approx. 40ms
65
Chapter 6 Negative-sequence
overcurrent protection
66
67
1.1
Introduction
The thermal overload protection represents an essential requirement to
prevent protected equipment from thermal damaging due to overloads.
Thermal damage mostly affects the insulating material surrounding the phase
current conductors in transformers, cables or any other power equipment. As
a matter of fact, the insulation material ages too rapidly if the equipment
temperature exceeds the design limit value. Thus, a special protection is
needed to prevent over-temperature condition for the protected object. Since
severity of over-temperature condition is directly proportional to current
squared, the thermal protection operates based on the square of measured
current flowing through the protected object. Furthermore, because the
cumulative nature of over-temperature condition, it is necessary to integrate
previous thermal history of equipment in the protection. This is achieved in
the IED by providing a comprehensive thermal replica of the protected object.
In this regard, the IED provides an overload protection with memory capability
by taking into account both the previous history of an overload and the heat
loss to the environment.
1.2
Protection principle
1.2.1
Function description
The thermal overload protection in the IED is provided with one trip stage as
well as one alarm stage. It is possible to set the alarm stage at a certain
percentage of the setting value applied at the trip stage. They protection
function operates based on an approximate replica of the protected object in
the event of temperature rise caused by overload. The thermal replica is
implemented based on thermal models (Cold or Hot Curve) of IEC60255-8
standard. The temperature rise is calculated separately for each phase in a
thermal replica from the square of the respective phase current. The
maximum calculated temperature rise of the three phases is decisive for
evaluation of the thresholds.
The IED calculates the temperature rise of the protected equipment in each
phase, based on following differential equation:
68
Equation 8
where:
: is thermal time constant of heating for the protected object, in seconds. It is usually
determined by manufacturer of the protected object. This parameter can be set in
setting value.
I: is the measured fundamental current flowing through each phase of the protected
object.
: is the maximum permissible continuous thermal overload current. It is usually
specified by manufacturer of the protected object. This parameter can be set in
setting value.
: is temperature rise of the protected object in per unit of the final temperature rise
at maximum allowed phase current
Equation 9
where:
IP: is steady state current previous to the overload.
Equation 10
From the Equation 9 and Equation 10 can be seen, the cold curve provides
no memory regarding to previous thermal condition of the protected object,
69
whereas, by using the hot curve, the protection function is able to represent a
memorized thermal profile of the protected object. It is possible to set which
curve should be considered for thermal overload protection by binary setting
Hot Curve/Cold Curve. If Hot Curve is enabled, tripping time of thermal
overload protection would be calculated based on Equation 9. In contrast, if
applying Cold Curve, Equation 10 would be used for calculation process. It
is noted that binary setting Hot Curve/Cold Curve affects both the alarm and
trip stages.
1.3
1.4
Setting parameters
IP1
IP2
Thermal OL Trip
Thermal OL Alarm
IP3
Description
IP1
IP2
IP3
Signal
Description
Thermal OL Trip
Thermal OL Alarm
1.4.1
Setting list
Table 37 Function setting list for thermal overload protection
70
NO.
Default
Abbr.
1.
In
I_Therm OL
Explanation
Current setting for thermal
overload protection
Unit
Min.
Max.
0.10In
10.00In
NO.
Default
Abbr.
Explanation
2.
60
T_Const Therm
3.
Ratio_Cool
4.
0.9
Ratio_Alarm
Unit
Min.
Max.
6.0
9999
0.100
10.00
0.500
1.000
Abbr.
Explanation
1.
Func_ThermOL
Description
2.5
Therm Alarm On
2.6
Hot Curve
Cold Curve
1.5
IED reports
Table 40 Event information list
Information
Description
Therm OL Trip
Information
Description
Therm OL Alarm
1.6
Technical data
Table 42 Technical data for thermal overload protection
Item
Rang or Value
Current
0.1 Ir to 5.00 Ir
1 to 9999 s
Tolerance
3% setting or 0.02Ir
71
72
1 to 9999 s
I eq2
t ln 2
2
I eq I
IEC 602558,
5% setting or +40ms
I eq2 I P2
t ln 2
2
I eq I
IEC 602558,
5% setting or +40ms
73
1.1
Function description
The purpose of the overload protection is used to protect the capacitor bank
against the faults that occur normally by over-voltage which results in
dielectric breakdown. Alarm function and trip function are provided, which can
be enabled or disabled separately.
1.1.1
Logic diagram
Ia>
Ib>
OR
Func_OL
Talarm
Alarm
OL Alarm On
Ic>
Ia>>
Ib>>
OR
Func_OL
Ttrip
Ic>>
1.2
Overload Alarm
Overload Trip
74
Signal
Description
IP1
IP2
Trip
IP3
Signal
Description
Thermal OL Trip
Thermal OL Alarm
1.3
Setting parameter
1.3.1
Setting list
Table 45 Function setting list for current overload protection
NO.
Default
Abbr.
Explanation
1.
1.5In
I_OL Alarm
2.
T_OL Alarm
3.
1.2In
I_OL Trip
4.
10
T_OL Trip
Unit
Min.
Max.
0.05In
20.00In
0.10
6000.0
0.05In
20.00In
0.10
6000.0
Abbr.
1.
Explanation
Func_OL
4.7
OL Alarm Off
OL Alarm On
1.4
Explanation
Enable or disable the alarm
function of overload protection
IED reports
Table 48 Event information list
Information
Description
75
Information
Description
OL Trip
76
Information
Description
OL Alarm
77
Overvoltage protection
1.1
Introduction
The overvoltage protection detects abnormal network and machine high
voltage conditions. Overvoltage conditions may occur possibly in the power
system during abnormal conditions such as no-load, light load, or open line
end on long line. The protection can be used as open line end detector or as
system voltage supervision normally.
The protection provides following features:
1.2
Protection principle
1.2.1
78
1.2.2
Voltage connection
A
B
C
B
C
VA
VB
VC
VA
VB
VC
VN
VN
CSC-211
CSC-211
Case B
Case A
A
B
C
A
B
C
VA
VB
VC
VN
CSC-211
VA
VB
VC
VN
CSC-211
Case C
Case D
As can be seen from Figure 22, overvoltage protection is suitable for different
connections of voltage transformer. Overvoltage protection is capable to
operate not only with three phase to earth voltages connection (Case A and
Case B) but also with only one phase to phase voltage (Case C) or phase to
earth voltage (Case D). If only one phase to phase voltage is connected to the
IED, it can be connected to the VA-VB, VB-VC or VC-VA input of the relay. In
this case, overvoltage protection should be set to operate based on OV PP.
Similarly, by connection of one phase to earth voltage to the device, it can be
connected to the VA-VN, VB-VN or VC-VN input of the relay. Furthermore,
overvoltage protection should be set to operate based on OV PE. It should
be noted that if the IED is only provided with one phase to phase voltage, it is
79
1.2.3
Logic diagram
Ua>
Ub>
OR
OV PE
Func_OV1
Uc>
OR
Uab>
Ubc>
OR
OV PP
Uca>
80
T1
Trip/Alarm
Ua>>
OR
Ub>>
OV PE
Uc>>
Func_OV2
OR
T2
Trip
Uab>>
OR
Ubc>>
OV PP
Uca>>
1.3
OV1_Trip
OV2_Trip
OV1 Alarm
OV2 Alarm
Description
UP1
UP2
UP3
Signal
Description
OV1 Alarm
OV2 Alarm
OV1_Trip
OV2_Trip
1.4
Setting parameters
1.4.1
Setting list
81
Default
Abbr.
Explanation
1.
70
U_OV1
2.
0.1
T_OV1
3.
70
U_OV2
4.
0.1
T_OV2
5.
0.95
Dropout_OV
Unit
V
Min.
Max.
40.00 (PE)
100.0(PE)
80.00(PP)
200.0(PP)
0.00
60.00
40.00 (PE)
100.0(PE)
80.00(PP)
200.0(PP)
0.00
60.00
0.90
0.99
Abbr.
Explanation
1.
Func_OV1
2.
Func_OV2
Bit
KG3.3
OV PP
OV PE
KG4.12
OV1 Alarm
OV1 Trip
1.5
Explanation
Selection overvoltage connection
as PP or PE
Selection overvoltage protection
as alarm or trip
IED reports
Table 55 Event information list
Information
Description
OV1 Trip
OV2 Trip
82
Information
Description
OV1 Alarm
1.6
Technical data
Table 57 Technical data for overvoltage protection
Item
Voltage connection
Rang or Value
Phase-to-phase voltages or
Tolerance
3 % setting or 1 V
phase-to-earth voltages
Phase to earth voltage
40 to 100 V, step 1 V
3 % setting or 1 V
80 to 200 V, step 1 V
3 % setting or 1 V
Reset ratio
3 % setting
Time delay
Reset time
<40ms
83
84
85
Undervoltage protection
1.1
Introduction
The undervoltage protection provides protection against dangerous voltage
drops, especially for electric machines.
The protection function provides following features:
1.2
Protection principle
1.2.1
86
1.2.2
Voltage connection
A
B
C
B
C
VA
VB
VC
VA
VB
VC
VN
VN
CSC-211
CSC-211
Case B
Case A
A
B
C
A
B
C
VA
VB
VC
VN
CSC-211
VA
VB
VC
VN
CSC-211
Case C
Case D
87
1.2.3
88
1.2.4
Logic diagram
Ua<
Ub<
OR
UV Chk One Phase
Uc<
OR
UV PE
Ua<
Ub<
AND
UV Chk All Phase
Uc<
OR
UV stg1
Uab<
Ubc<
OR
UV Chk One Phase
Uca<
OR
UV PP
Uab<
Ubc<
AND
UV Chk All Phase
Uca<
89
Ua<<
OR
Ub<<
Uc<<
OR
UV PE
Ua<<
AND
Ub<<
Uc<<
OR
UV stg2
Uab<<
OR
Ubc<<
Uca<<
OR
UV PP
Uab<<
AND
Ubc<<
Uca<<
UV stg1
Fun_UV1
AND
T1
Trip/Alarm
1
UV Chk CB Off
3Ph CB Open
UV Chk CB On
Cur.Flow
VT fail
OR
Note: CSC-211 V01 has no Cur.Flowcriterion
90
UV stg2
Fun_UV2
AND
T2
Trip
1
UV Chk CB Off
CB Open
UV Chk CB On
OR
Cur.Flow
VT fail
1.3
UV1 Trip
UV2 Trip
UV1 Alarm
Description
UP1
UP2
UP3
IP1
IP2
IP3
Signal
Description
Ph A CB Open
Ph B CB Open
Ph C CB Open
91
Description
UV1 Alarm
UV1_Trip
UV2_Trip
1.4
Setting parameter
1.4.1
Setting list
Table 61 Function setting list for undervoltage protection
NO.
Default
Abbr.
1.
40
U_UV1
2.
0.1
T_UV1
3.
40
Explanation
Voltage setting for stage 1 of
undervoltage protection
Time setting for stage 1 of
undervoltage protection
Voltage setting for stage 2 of
U_UV2
undervoltage protection
Time setting for stage 2 of
4.
0.1
T_UV2
5.
1.05
Dropout_UV
6.
0.2In
I_Chk
undervoltage protection
Unit
Min.
Max.
5.00
(PE)
10.00
(PP)
75.0
(PE)
150.0
(PP)
0.00
120.0
5.00
(PP)
75.0
(PE)
150.0
(PP)
0.00
120.0
1.01
2.00
0.00In
2.00In
undervoltage protection
(PE)
10.00
Abbr.
Explanation
1.
Func_UV1
2.
Func_UV2
92
Bit
2.9
3Ph V Connect
1Ph V Connect
Explanation
Single phase or three phase
Bit
Explanation
voltage connection
UV Chk CB Off
3.0
UV Chk CB On
3.1
3.2
UV PP
UV PE
4.11
UV1 Alarm
UV1 Trip
1.5
Phase-to-phase or phase-to-earth
discrimination
Stage 1 of undervoltage
protection alarm or trip
IED reports
Table 64 Event information list
Information
Description
UV1 Trip
UV2 Trip
Information
Description
UV1 Alarm
1.6
Technical data
Table 66 Technical data for undervoltage protection
Item
Voltage connection
Rang or Value
Phase-to-phase voltages or
Tolerance
3 % setting or 1 V
phase-to-earth voltages
Phase to earth voltage
5 to 75 V , step 1 V
3 % setting or 1 V
10 to 150 V, step 1 V
3 % setting or 1 V
Reset ratio
3 % setting
Time delay
Current criteria
0.08 to 2.00 Ir
Reset time
50 ms
3% setting or 0.02Ir
93
94
95
1.1
Introduction
In some applications, it is necessary to monitor the displacement voltage to
detect an earth fault in power system. This protection is usually applied in
networks where the earth fault current is limited.
The protection provide following features:
1.2
Protection principle
1.2.1
1.2.2
96
Protection description
1.2.3
Logic diagram
97
BLK
3V0
3V0 1
OP
Func_3V01
T1
AND
3U0>
Trip/Alarm
Func_3V02
AND
3U0>>
T2
Trip/Alarm
3V0 1 OP
VA >
AND
Gnd A
AND
Gnd B
AND
Gnd C
VA <
VB >
VB <
VC >
VC <
1.3
3V01_Trip
3V02_Trip
3V01 Alarm
3V02 Alarm
98
Signal
Description
UP1
UP2
UP3
UP4
Signal
Description
Displacement voltage protection stage 1
3V01 Alarm
alarm
Displacement voltage protection stage 2
3V02 Alarm
alarm
3V01_Trip
3V02_Trip
1.4
Setting parameter
1.4.1
Setting list
Table 69 Function setting list for displacement voltage protection
NO.
Default
Abbr.
Explanation
Unit
Min.
Max.
2.00
100.0
0.00
60.00
2.00
100.0
0.00
60.00
10.00
100.0
10.00
100.0
20
U_3V01
2.
T_3V01
3.
30
U_3V02
4.
0.5
T_3V02
5.
20
U_Phase low
6.
45
U_Phase up
99
Abbr.
Explanation
1.
Func_3V01
2.
Func_3V02
Bit
Explanation
Selection the measured voltage
KG2.8
3U0 Measured
3U0 Calculated
KG4.9
3V01 Alarm
3V01 Trip
KG4.10
3V02 Alarm
3V02 Trip
1.5
IED reports
Table 72 Event information list
Information
Description
3V01 Trip
3V02 Trip
Information
Description
3V01 Alarm
3V02 Alarm
PhA Grounded
Phase A is grounded
PhB Grounded
Phase B is grounded
PhC Grounded
Phase C is grounded
1.6
Technical data
Table 74 Technical data for displacement voltage protection
Item
100
Rang or Value
Tolerance
2 to 100 V, step 1 V
5 % setting value or 1 V
(calculated)
Time delay
Approx. 0.95
101
102
103
1.1
Introduction
The circuit breaker failure protection is able to detect a failure of the circuit
breaker during a fault clearance. It ensures fast back-up tripping of
surrounding breakers by tripping relevant bus sections.
Once a circuit breaker operating failure occurs on a feeder/transformer, the
bus section which the feeder/transformer is connected with can be selectively
isolated by the protection. In addition a transfer trip signal is issued to trip the
remote end circuit breaker of the feeder.
In the event of a circuit breaker failure with a busbar fault, a transfer trip signal
is issued to trip the remote end circuit breaker of the feeder.
The current criteria are in combination with three phase currents, zero and
negative sequence current to achieve a higher security.
The function can be set to give three phase re-trip of the own breaker to avoid
unnecessary tripping of surrounding breakers at an incorrect starting due to
mistakes during testing.
1.2
Protection principle
1.2.1
Protection description
Circuit breaker failure protection can be enabled or disabled in the IED via
binary setting Func_CBF. If setting ON is applied, CBF protection would
be enabled. In this case, by operation of a protection function, and
subsequent CBF initiation by respective protection function, a programmed
timer runs toward a preset time delay limit. This time delay is set by user
104
under the settings T_CBF1. If the circuit breaker has not been opened after
expiration of the preset time limit, the circuit breaker failure protection issues
a command to trip circuit breaker (e.g. via a second trip coil). If the circuit
breaker doesnt respond to the repeated trip command, until another preset
delay time which is set at T_CBF2, the protection issues a trip command to
isolate the fault by tripping other surrounding backup circuit breakers (e.g. the
other CBs connected to the same bus section as the faulty CB).
Initiation of CBF protection can be performed by both the internal and external
protection functions. If it is desired to initiate the CBF protection by means of
external protection functions, specified binary inputs (BI) should be
marshaled. Internal protection functions can initiate the CBF protection
integrated in the IED.
There are two criteria for breaker failure detection: the first one is to check
whether the actual current flow effectively disappeared after a tripping
command had been issued. The second one is to evaluate the circuit breaker
auxiliary contact status.
1.2.2
1.2.3
1.2.4
Logic diagram
Ia>
OR
Ib>
OR
Ic>
3I0>
AND
OR
3I2>
AND
OR
CBF Chk I0/2 On
AND
AND
3Ph CB Open
CBF INIT
CB is closed
AND
Curr. crit.
OR
106
Curr. Crit.
CB is closed
CBF Chk CB On
OR
Curr. crit.
AND
Func_CBF
T1
CBF1
T2
CBF2
CBF INIT
1.3
CBF1 Trip
CBF2 Trip
3Ph CB Open
3Ph CB Close
Description
IP1
IP2
IP3
IN
Signal
Description
CBF Init
CBF initiation
3Ph CB Open
3Ph CB Close
Signal
Description
CBF1 Trip
CBF2 Trip
107
1.4
Setting parameter
1.4.1
Setting list
Table 78 Function setting list for circuit breaker failure protection
NO.
Default
Abbr.
1.
In
I_CBF
2.
In
3I0_CBF
3.
In
3I2_CBF
4.
T_CBF1
5.
0.2
T_CBF2
Explanation
Phase current setting for CBF
protection
Zero-sequence current setting
for CBF protection
Negative-sequence current
setting for CBF protection
Delay time for stage 1 of CBF
protection
Delay time for stage 2 of CBF
protection
Unit
Min.
Max.
0.05In
20.00In
0.05In
20.00In
0.05In
20.00In
0.00
60.00
0.10
60.00
Abbr.
1.
Func_CBF
Explanation
2.7
3I0 Measured
3I0 Calculated
Explanation
3U0 is measured or calculated
Enable or disable the function for
3.6
3.7
1.5
CBF Chk CB On
IED reports
Table 81 Event information list
Information
Description
CBF1 Trip
CBF2 Trip
108
Information
Description
CBF Initiate
1.6
Technical data
Table 82 Technical data for circuit breaker failure protection
Item
Rang or Value
Tolerance
0.08 Ir to 20.00 Ir
3% setting or 0.02Ir
Reset ratio
>0.95
< 20ms
phase current
Negative sequence current
zero sequence current
109
110
111
1.1
Introduction
The IED provides this protection function to protect the area between circuit
breaker and CT in the case that CB is open, namely dead zone. Therefore, by
occurrence of a fault in dead zone, the short circuit current is measured by
protection IED while CB auxiliary contacts indicate the CB is open.
1.2
Protection principle
1.2.1
Function description
The protection can be enabled or disabled using dedicated binary setting. If
the protection function is enabled, by operation of a protection function, and
subsequent CBF initiation by respective protection function, a programmed
timer runs toward a preset time delay limit. This time delay is set by user in
the setting T_Dead Zone. If the fault current has not been disappeared after
expiration of the preset time limit even now the circuit breaker has been
opened, the dead zone protection would issue a trip command to isolate the
fault by tripping other surrounding backup circuit breakers (e.g. the other CBs
connected to the same bus section as the faulty CB).
When one bus side CT of feeder is applied, once a fault occurs in the dead
zone, the IED trips the relevant busbar zone. Tripping logic is illustrated in
Figure 35.
112
trip
Bus
IFAULT
Line1
Line2
LineN
Legend:
Opened CB
Closed CB
When one line side CT is applied, when a fault occurs in the dead zone,
protection relay sends a transfer trip to remote end relay to isolate the fault.
Tripping logic is illustrated in Figure 36.
113
Inter trip
Busbar
IFAULT
Line1
Line2
Trip
LineN
Relay
Legend:
Opened CB
Closed CB
1.2.2
Logic diagram
CBF INIT
Curr. Crit.
Func_DZ
AND
3Ph CB Open
3Ph CB Close
1.3
114
DZ
Description
IP1
IP2
IP3
Signal
Description
CBF Init
CBF initiation
3Ph CB Open
3Ph CB Close
Signal
Description
DeadZone_Trip
1.4
Setting parameter
1.4.1
Setting list
Table 86 Function setting list for dead zone protection
NO.
Default
Abbr.
1.
0.2
T_Dead Zone
2.
In
I_CBF
Explanation
Unit
Min.
Max.
0.00
60
0.05In
20In
115
NO.
Default
1.
On
1.5
Abbr.
Explanation
Func_DZ
IED reports
Table 88 Event information list
Information
Description
1.6
Technical data
Table 89 Technical data for dead zone protection
Item
Rang or Value
Tolerance
Current
0.08 Ir to 20.00 Ir
3% setting or 0.02Ir
Time delay
Reset ratio
116
>0.95
117
1.1
Introduction
The synchronism and voltage check function ensures that the stability of the
network is not endangered when switching a line onto a busbar. The voltage
of the feeder to be energized is compared to that of the busbar to check
conformances in terms of magnitude, phase angle and frequency within
certain tolerances.
The synchro-check function checks whether the voltages on both sides of the
circuit breaker are synchronizing, or at least one side is dead to ensure
closing can be done safely.
When comparing the two voltages, the synchro check uses the voltages from
busbar and outgoing feeder. If the voltage transformers for the protective
functions are connected to the outgoing feeder side, the reference voltage
has to be connected to a busbar voltage.
If the voltage transformers for the protective functions are connected to the
busbar side, the reference voltage has to be connected to a feeder voltage.
1.2
Function principle
The synchronization function can either work together with automatic
reclosing function or with manual closure or in both cases. Thus,
synchronization check can be requested in two following ways:
The external automatic reclosing and manual closing are initiated through
corresponding binary input respectively. When a synchronization request is
received to the function, it can work based on different close permission
criteria. The criteria can be selected for auto reclosure or manual closure
separately. The binary settings are AR_Override,AR_Syn
check,AR_EnergChkDLLB,AR_EnergChkLLDB, AR_EnergChkDLDB
for auto reclosure, and MC_Override, MC_Syn check,
MC_EnergChkDLLB, MC_EnergChkLLDB, MC_EnergChkDLDB are
118
Syn check: by applying this setting, with any synchronization request, the
synchronization condition is checked continuously.
1.2.1
Setting ValuePhase_UL
1
2
3
4
5
6
Synchro-check mode
The voltage difference, frequency difference and phase angle difference
values are measured in the IED and are available for the synchro-check
function for evaluation.
By any synchronization request, the synchronization conditions will be
119
1.2.2
120
All three phases voltage U(a,b,c) should be above the setting value
Umin_Syn.
1.2.3
Energizing check for dead line and live bus for AR enabled or disabled,
when the control word AR_EnergChkDLLB is on
Energizing check for live line and live bus for AR enabled or disabled,
when the control word AR_EnergChkLLDB is on
Energizing check for dead line and dead bus for AR enabled or disabled,
when the control word AR_EnergChkDLDB is on
Override mode
In this mode, a synchronizing OK signal would be released whenever a
synchronization check request is received from autoreclosure or a manual
closure.
1.2.4
Logic diagram
121
AND
AND
T_Syn Check
Synchr-check
meet
Freqdiff<Freq_Syn Diff
Udiff<U_Syn Diff
AR_EnergChkDLLB on
T_MaxSynExt
U4 <Umax_Energ
Ua(Ub,Uc) >Umin_Syn
AND
VT_Line off
AR_EnergChkLLDB on
U4>Umin_Syn
AND
Ua(Ub,Uc)
<Umax_Energ
OR
VT_Line off
AR_EnergChkDLDB on
U4<Umax_Energ
AND
Ua(Ub,Uc)
<Umax_Energ
AR_EnergChkDLLB on
U4 >Umin_Syn
Ua(Ub,Uc)
<Umax_Energ
AND
VT_Line on
AR_EnergChkLLDB on
U4<Umax_Energ
Ua(Ub,Uc)
>Umin_Syn
AND
VT_Line on
1.3
122
Synchr-check fail
Description
UP1
UP2
UP3
UP4
Signal
Description
BI3/Init AR
BI5/Syn Req
1.4
Setting parameter
1.4.1
Setting list
Table 93 Function setting list for synchro-check and energizing check function
NO.
Default
Abbr.
1.
500
T_Syn Chk
2.
0.1
T_MaxSynExt
3.
0.1
T_MaxSynReq
4.
Phase_UL
Explanation
Time for synchro-check
function
Maximum time for extending
synchronization check
Maximum time for
synchronization check
Unit
Min.
Max.
0.05
60.00
0.05
60.00
0.05
60.00
1.00
6.00
Degree
1.00
80.00
1.00
40.00
5.
10
Angle_Syn Diff
6.
U_Syn Diff
synchro-check function
Voltage difference for
synchro-check function
123
Default
Abbr.
Explanation
7.
0.02
Freq_Syn Diff
8.
43
Umin_Syn
9.
17
Umax_Energ
Unit
Min.
Max.
HZ
0.02
2.00
60.00
130.0
20.00
100.0
Table 94 Logical linker list for synchro-check and energizing check protection
NO.
Default
Abbr.
Explanation
1.
On
Func_AR
2.
On
Func_MC
Table 95 Binary setting list for synchro-check and energizing check protection
Bit
Default
3.8
Explanation
Synchrozination check mode
Energizing for DLLB check
mode
3.9
3.10
mode
Override mode
Synchrozination check mode
3.11
3.12
3.13
mode
Override mode
1.5
IED reports
Table 96 Event information list
Information
Description
Syn Ok
Synchronization check OK
Syn Request
Check synchronization
124
Description
Syn Failure
1.6
Technical data
Table 97 Technical data for synchro-check and energizing check function
Item
Rang or Value
Tolerance
Synchronization check:
Operating mode
Synch-check
Override
Energizing check:
bus
1V
bus
1V
V-measurement
Voltage
difference
f-measurement
1 to 40 V (phase-to-earth), steps
3 % setting or 1 V
3 % setting or 1 V
1V
1V
(f2>f1; f2<f1)
-measurement (2>1;
20 mHz
1 to 80 , step, 1
2<1)
Minimum measuring time
ms
Maximum synch-check
extension time
125
126
127
Autoreclosing function
1.1
Introduction
For restoration of the normal service after a transient fault an autoreclosing
attempt is mostly made for overhead lines. Experiences show that about 85%
of faults have transient nature and will disappear after an auto reclosing
attempt is performed. This means that the line can be re-energized in a short
period. The reconnection is accomplished after a dead time via the automatic
reclosing function. If the fault is permanent or short circuit arc has not
disappeared, the protection will re-trip the breaker. Main features of the
autoreclosing are as follows:
1.2
Internal/external AR initiation
CB ready supervision
Function principle
Three-pole multi-shot auto-recloser (AR) function is provided with selectable
number of shots from 1 to 4. This function can be enabled or disabled by
binary setting. In addition, it is possible to enable or disable AR function by
binary input BI1/AR Off. In this context, if binary input BI1/AR Off is active,
AR function would be disabled, even though the internal setting which is
applied at Func_AR. The priority for enable or disable the function with
binary input BI1/AR Off is higher than binary setting Func_AR. The
integrated AR function can be enabled, only when binary input BI1/AR Off is
inactive and at the same time binary setting Func_AR is set to ON.
1.2.1
128
Protection Function
Overcurrent protection
Protection stage
Binary setting
OC1 Init AR
OC2 Init AR
OC Inv Init AR
EF1 Init AR
EF2 Init AR
EF Inv Init AR
SEF1 Init AR
SEF2 Init AR
NSOC1 Init AR
NSOC2 Init AR
In the table, the first and second columns show the protection functions,
respectively, while the third column introduces the binary setting which is
possible to set protection functions to work in conjunction with AR.
Furthermore, it is possible to program AR to operate for three-phase faults.
This can be achieved by applying setting 3P Fault Init AR/3P Fault Blk AR.
By this setting, autoreclosing would be possible in case of three-phase faults,
in addition to single-phase fault. However, if it is not desired to reclose in case
of three-phase faults, the IED should be set via setting 3P Fault Blk AR.
1.2.2
Autoreclosing logic
To prevent automatic reclosing during feeder dead status (circuit breaker (CB)
open), for example, by relay testing, AR is initiated at first shot only when the
CB has been closed for more than a time period defined by T_AR Reset.
Subsequent to initiation of AR, the dead time do not start until the IED is
informed about open status of CB through binary input. The delay of dead
time can be extended up to time setting T_Max. CB Open. During this time,
whenever CB open status is recognized by the IED, dead time is started. If
129
monitoring time T_Max. CB Open elapses and CB open status is not still
detected by the IED, AR function would be blocked for duration of AR reset
time which is defined by T_AR Reset. In this case, reclosing attempt would
be announced as unsuccessful (annunciation AR Failure).
If circuit breaker failure protection (internal or external) is used for the CB,
monitoring time T_Max CB Open should be set shorter than the delay time
for detection of circuit breaker failure. By doing so, make sure that no
reclosing takes place for a faulty circuit breaker. No reclosing would take
place for CBF stage 2 or dead zone function operation.
As mentioned previously, if CB open position is detected by the IED during
monitoring time T_Max. CB Open, dead time is started and would last for
pre-defined time T_3P AR1 in case of the first reclosing shot (respective
dead times for other reclosing shots are set by T_3P AR2, T_3P AR3 and
T_3P AR4, for second, third and forth shots, respectively). After dead time
expiration, a monitoring time T_MaxSynExt is started. In fact, dead time can
be extended by T_MaxSynExt. This time is considered for synchronizing
process. In this context, at the end of dead time, IED starts to check
synchronization condition. During monitoring time period T_MaxSynExt,
whenever synchronization condition is continuously met for T_Syn Chk, the
monitoring time would be stopped, AR close command will be issued to close
circuit breaker. However, at the end of monitoring time T_MaxSynExt, if
synchronization condition is not still met continuously for T_Syn Chk, AR
function would be blocked for a time period defined by T_AR Reset.
Furthermore, reclosing attempt would be announced as unsuccessful
(annunciation AR Failure).
Regarding the close command, it has a pulse nature which lasts for 500ms at
most. As expected, no synchronization check takes place during this pulse
time. If during this pulse time, the auxiliary contact of CB indicates that the CB
has been closed or a current flow is detected by the IED, the close command
pulse will be reset.
Once the close command pulse is issued (rising edge) to close the circuit
breaker, reclaim time T_Reclaim is started, within this time it is checked
whether the reclosing attempt is successful. If no fault occurs before the
reclaim time elapses, it is thought that fault is cleared. In this case, at the end
of reclaim time, reset time T_AR Reset is started. During reset time AR
function is blocked. If a new fault occurs before the reclaim time elapses, it
results in reset of the reclaim time and starting of next reclosing shot. This
procedure can be repeated until the maximum number of reclosure shots is
reached.
130
If none of the reclosing shots is successful, and therefore the fault is still
remained after the last shot, final trip takes place. Furthermore, AR function
would be blocked for a time period defined by T_AR Reset, and
annunciation AR Failure is issued.
It is possible to block AR function for a specified time after any manual closing
command. This can be achieved by marshaling CB close command to binary
input BI4/MC CLS. When the binary input is activated, the IED is informed
about execution of a manual closing. As a result, AR function would be
blocked for T_AR Reset.
Furthermore, AR function would be blocked if the IED detects an abnormal
condition in CB control circuit. This means that if both binary inputs 3Ph CB
Open and 3Ph CB Close are active or inactivate at the same time, AR
function is blocked until the abnormal condition disappears.
There may be cases when it is already obvious that CB cannot perform any
reclosing attempt. For such cases, binary input BI2/CB Faulty is considered
which indicates that CB is not ready for reclosing. CB Faulty should be
checked with a time delay T_CB Faulty, which is set according to the
characteristic of circuit breaker. AR function would be blocked if the IED
detects activation of BI2/CB Faulty, even the AR function would not be
initiated. AR is blocked until the BI disappears. Furthermore, this condition is
checked whenever a close command is received from AR function.
Single-shot reclosure
When an internal or external trip command initiates AR function, the reclosing
program is being executed. First of all, CB auxiliary contact is checked to be
open until expiration of monitoring time T_Max. CB Open. If during this time,
CB open status is recognized, dead time is started. When dead time interval
T_3P AR1 has elapsed, monitoring time T_MaxSynExt is started. During
this period, whenever synchronization condition is continuously met for
T_Syn Chk, a closing pulse signal is issued. At the same time, reclaim time
T_Reclaim is started. If a new fault occurs before the reclaim time elapses,
AR function is blocked causing final tripping of CB. However, if no fault occurs
before reclaim time expires, AR is reset and therefore is ready for future
reclosing attempt for the next fault.
Multi-shot reclosure
In this condition, the first reclosing shot, in principle, is same as the
single-shot auto reclosing. If the first reclosing is unsuccessful, it doesnt
result in a final trip. Therefore if a fault occurs during reclaim time of the first
131
reclosing shot; it would result in the starting of next reclosing shot with
different dead time. This procedure can be repeated until the whole reclosing
shots which are set inside the IED is performed. Different dead times can be
set for various shots of AR function. This can be performed through settings
T_3P AR1, T_3P AR2, T_3P AR3 and T_3P AR4. If one of the preset
reclosure shots is successful, AR function would be reset after expiration of
the reclaim time. However, if none of reclosing shots is successful, i.e. the
fault doesnt disappear after the last programmed shot, a final trip is issued,
and reclosing attempts are announced to be unsuccessful. Figure 39
illustrates the operation method of two shots reclosure.
Trip Command
CB Open
AR Initiate
Dead time 1
Dead time 2
Close Command
Reclaim time
Reclaim time
Figure 39 Timing diagram showing two reclosure shots, first unsuccessful, second
successful
1.3
132
IP1
AR Close
IP2
AR Not Ready
AR Final Trip
IP3
UP1
AR Successful
UP2
AR Fail
UP3
UP4
BI1/AR Off
BI2/CB Faulty
BI3/Init AR
BI4/MC CLS
BI8 CB Open
BI9 CB Close
Description
IP1
IP2
IP3
UP1
UP2
UP3
UP4
Signal
Description
BI1/AR Off
BI2/CB Faulty
BI3/Init AR
BI4/MC CLS
MC/AR Block
AR block
BI8 CB Open
BI9 CB Close
Signal
Description
AR Close
AR Close
AR Not Ready
AR Not Ready
AR Final Trip
AR Final Trip
AR Successful
AR Successful
133
AR Fail
AR Fail
1.4
Setting parameter
1.4.1
Setting list
Table 102 Function setting list for auto-reclosing function
NO.
Default
Abbr.
Explanation
Unit
Min.
Max.
0.05
60.00
0.05
60.00
0.05
60.00
0.05
60.00
1.00
4.00
0.05
60.00
0.05
60.00
0.05
60.00
0.05
60.00
0.05
60.00
1.00
6.00
Degree
1.00
80.00
1.00
40.00
HZ
0.02
2.00
60.00
130.0
0.5
T_3P AR1
2.
0.5
T_3P AR2
3.
0.5
T_3P AR3
4.
0.5
T_3P AR4
5.
Times_AR
6.
T_Reclaim
7.
T_AR Reset
8.
0.1
T_Max. CB Open
9.
500
T_Syn Chk
10.
0.1
T_MaxSynExt
11.
Phase_UL
12.
10
Angle_Syn Diff
13.
U_Syn Diff
14.
0.02
Freq_Syn Diff
15.
43
Umin_Syn
134
NO.
Default
Abbr.
Explanation
Unit
Min.
Max.
20.00
100.0
0.10
60.00
synchronization check
16.
17
Umax_Energ
17.
10
T_CB Faulty
Default
1.
On
Abbr.
Func_AR
Explanation
Bit
Default
Explanation
3.8
3.9
5.0
OC1 Init AR
Off
5.1
OC2 Init AR
Off
5.2
OC Inv Init AR
Off
5.3
EF1 Init AR
Off
5.4
EF2 Init AR
Off
5.5
EF Inv Init AR
Off
5.6
SEF1 Init AR
Off
135
Bit
Default
Explanation
of sensitive earth fault
protection
Enable or disable the AR
5.7
SEF2 Init AR
Off
5.8
Off
5.9
NSOC1 Init AR
Off
5.10
NSOC2 Init AR
Off
5.11
Off
5.15
3P Fault Init AR
3P Fault Blk AR
1.5
IED reports
Table 105 Event information list
Information
Description
AR in progess
Syn Request
Check synchronization
Syn OK
Synchronization check OK
1st Reclose
2nd Reclose
3rd Reclose
4th Reclose
AR Success
AR successful
AR Failure
AR unsuccessful
136
Information
Description
Syn Failure
Information
Description
CB Not Ready
1.6
Technical data
Table 107 Technical data for autoreclosing function
Item
Number of reclosing shots
Rang or Value
Tolerance
Up to 4
Shot 1 to 4 is individually
selectable
AR initiating functions
shots 1 to 4
Reclaim time
time)
Circuit breaker ready supervision
time
Dead time extension for
137
138
139
Unbalance protection
1.1
Introduction
The purpose of an unbalance detection scheme is to remove a capacitor bank
from the system in the event of a fuse operation. This will prevent damaging
overvoltages across the remaining capacitor units in the group where the fuse
operation occurs, to protect against the situation that can be immediately
harmful to the capacitor units or associated equipments.
1.2
Protection principle
Unbalance detection works scheme is set to issue an alarm signal for an
initial failure in a bank. If the critical failure happens, the capacitor bank would
be tripped from the line.
Unbalance detection based on unbalance current or unbalance voltage, This
IED provides three analog channels to monitor unbalance status. If only one
unbalance analog quantity input is provided, other two channels can be
reserved. In order to avoid mal-operating, auxiliary breaker contact is
necessary as a criterion.
Different detecting schemes are described in the following, which are applied
for the unbalance protection.
1.2.1
I1
140
1.2.2
Don not operate when failure happen similarly in all the phases
U1
1.2.3
141
A
B
C
I1
Figure 42 Example for split-wye capacitor bank
In this scheme, the neutrals of the two banks are grounded through separate
current transformers. The secondary current transformed by the CT is
insensitive to any outside conditions and is affected by two capacitor banks.
There is no any indication for balance failure in this configuration.
1.2.4
U1
Using a voltage transformer connected between the neutral point and ground,
any neutral voltage shift due to the failure of capacitor unit is detected. This
scheme is less sensitive to system unbalance.
1.2.5
142
A
B
C
U1
Figure 44 Example for unrounded-wye capacitor bank with 3VTs
This protection scheme uses three lines to neutral VTs with the secondary
connected in the broken delta. It is less sensitive to system unbalance.
1.2.6
1.2.7
143
A
B
C
U1
1.2.8
U1
1.2.9
144
A
B
C
U1
U2
U3
1.2.10
I1
I2
I3
Figure 49 Example for three unbalance currents detection
145
1.2.11
Logic diagram
Unbalance 1>
Unbalance 2>
OR
AND
Func_UBL
Talarm
Alarm
UBL Alarm On
Unbalance 3>
3Ph CB Open
Unbalance 1>
Unbalance 2>
OR
AND
Func_UBL
Ttrip
Unbalance 3>
3Ph CB Open
1.3
UBL Alarm
IC2
UBL Trip
IC3
UC1
UC2
UC3
BI8 CB Open
Description
IC1
IC2
IC3
UC1
UC2
UC3
146
Trip
Signal
Description
BI8 CB Open
Signal
Description
UBL Alarm
UBL Trip
1.4
Setting parameter
1.4.1
Setting list
Table 111 Function setting list for unbalance protection
NO.
Abbr.
1.
U_UBL Alarm
2.
I_UBL Alarm
3.
T_UBL Alarm
4.
U_UBL Trip
5.
I_UBL Trip
6.
T_UBL Trip
Explanation
Voltage setting for alarm of unbalance
protection
Current setting for alarm of unbalance
protection
Time setting for alarm of unbalance
protection
Voltage setting for tripping of unbalance
protection
Current setting for tripping of unbalance
protection
Time setting for tripping of unbalance
protection
Unit
Min.
Max.
0.50
100.0
0.10
20.0
0.10
60.00
0.50
100.0
0.10
20.0
0.00
60.00
Abbr.
1.
Func_UBL
Explanation
4.8
UBL Alarm On
1.5
Explanation
Enable or disable the alarm
function of unbalance protection
IED reports
147
Description
UBL Trip
Information
Description
UBL Alarm
148
149
1.1
Introduction
Under current protection is used to prevent reconnection of the charged
capacitor bank to energized network when a short loss of supply voltage
occurs.
Once under current protection operates, the CB closing circuit will be
interrupted and reset after a certain time. Additionally, time to resetting will be
displayed on the HMI.
1.2
Protection principle
1.2.1
Function description
In order to inhibit reconnection of a charged capacitor bank to a live network,
reconnection inhibition function is provided. It should be activated when under
current protection operates. Output UC_BLOCK is issued and the inhibition
will last for T_Inhibition, this contact is used in series of close circuit to inhibit
reconnection by any reasons.
After timer T_Inhibition expiration, the closing inhibition will remove
automatically. Shortcut mode is provided in HMI to reset this timer and
remove closing inhibition in case of any emergency closing. Press QUIT and
SET at same time, inhibition is removed.
1.2.2
Logic diagram
Ia<
AND
Ib<
AND
Func_UC
Ic<
3Ph CB Open
150
Trip
1.3
UC Trip
IP2
IP3
BI8 CB Open
Description
IP1
IP2
IP3
Signal
Description
BI8 CB Open
Signal
Description
UC Trip
1.4
Setting parameter
1.4.1
Setting list
Table 119 Function setting list for under current monitoring function
NO.
Abbr.
1.
I_UC
2.
T_UC
3.
T_Inhibition
Explanation
Current setting for under current
protection
Time setting for tripping of under
current protection
Time setting for inhibition of under
current protection
Unit
Min.
Max.
0.50In
20.00In
0.10
60.00
30.00
6000.0
Table 120 Logical linker list for under current monitoring function
151
NO.
1.
1.5
Abbr.
Explanation
Func_UC
IED reports
Table 121 Event information list
Information
Description
UC Trip
Inhibit close
152
153
1.1
Introduction
The function monitors the network abnormality by detection of frequency
reduction. When the system frequency falls down to a threshold frequency
with following conditions satisfied, specified load will be removed.
Undervoltage checking
CB position checking
1.2
Protection principle
1.2.1
Function description
Low frequency load shedding is provided based on bay load shedding
principle. This means that the protection function is implemented in each bay
separately, instead of being applied in an incoming bay and sending trip
command to various outgoing bays. In this regard, coordination between the
low frequency load shedding protection functions applied at various bays can
be achieved by selecting appropriate settings for pickup threshold and time
delay of the protection in various bays. The protection function can be
enabled or disabled via binary setting Func_LF LS. Based on the bay load
shedding principle, only one trip stage is applied for the protection. This
protection can operate based on both three-phase and single-phase voltage
input configurations. The voltage connection is set in the IED by binary setting
3Ph V Connect/1Ph V Connect. It is noted that in case of single-phase to
earth voltage input configuration, the voltage should be connected to phase A
or B, which are necessary for frequency measurement. Similarly, for single
phase to phase voltage, the voltage connection input should be VA-B. In each
configuration, it derives the power frequency from the connected voltage. If
the frequency falls below a pre-defined threshold (setting F_LF LS), a timer
154
begins to run toward a pre-defined time limit which is the time delay of the
protection (setting T_LF LS). When the time delay elapsed, the trip
command is issued.
Since the protection based on power frequency from the connected voltages,
the protection should be blocked if some conditions are satisfied as following:
1.3
Load current is lower than setting I_Chk. This condition is mainly useful
when the voltage transformer is connected at source side. The setting
applied at I_Chk corresponds to minimum load current which may flow
when circuit breaker is closed. It is possible to disable this feature by
applying setting 0 to I_Chk
LF LS Trip
IP2
IP3
UP1
UP2
UP3
BI8 CB Open
Description
155
IP1
IP2
IP3
UP1
UP2
UP3
Signal
Description
BI8 CB Open
Signal
Description
LF LS Trip
1.4
Setting parameter
1.4.1
Setting list
Table 125 Function setting list for low frequency load shedding protection
NO.
Default
Abbr.
1.
49.5
F_LF LS
2.
0.5
T_LF LS
3.
dF/dt_LS
4.
70
U_Chk
5.
0.2In
I_Chk
Explanation
Frequency setting for low frequency
load shedding protection
Time setting for low frequency load
shedding protection
dF/dt setting for low frequency load
shedding protection
Voltage checking setting for low
frequency load shedding protection
Current checking setting for low
frequency load shedding protection
Unit
Min.
Max.
HZ
45.00
60.00
0.05
60.00
HZ/S
1.00
10.00
10.00
120.0
2.00In
Table 126 Logical linker list for low frequency load shedding protection
NO.
Default
1.
On
156
Abbr.
Func_LF LS
Explanation
Table 127 Binary setting list for low frequency load shedding protection
Bit
Default
2.9
3Ph V Connect
1Ph V Connect
3.4
dF(dU)/dt Off
dF(dU)/dt On
1.5
Explanation
Single phase or three phase
voltage connection
Enable or disable the binary
setting of dF(dU)/dt
IED reports
Table 128 Event information list
Information
Description
LF LS Trip
157
2.1
Introduction
This kind of load shedding is to prevent the voltage collapse and uncontrolled
loss of load.
Low voltage load shedding is necessary when the network is connected with
a huge system with vast power capacity. Under this condition, Low
Frequency Load Shedding Scheme cannot work properly. Low Voltage Load
Shedding Scheme" would be a useful criterion whenever Automatic Voltages
Regulator (AVR) is out of service or not equipped with following conditions
satisfied.
Undervoltage checking
CB position checking
2.2
Protection principle
2.2.1
Funciton description
Low voltage load shedding is provided based on bay load shedding principle.
This means that the protection function is implemented in each bay separately,
instead of being applied in an incoming bay and sending trip command to
various outgoing bays. In this regard, coordination between the low voltage
load shedding protection functions applied at various bays can be achieved
by selecting appropriate settings for pickup threshold and time delay of the
protection in various bays. The protection function can be enabled or disabled
via binary setting Func_LV LS. Based on the bay load shedding principle,
only one trip stage is provided for the protection. This protection can operate
based on both three-phase and single-phase voltage input configurations.
The voltage connection is set in the IED by binary setting 3Ph V
158
2.3
Load current is lower than setting I_Chk. This condition is mainly useful
when the voltage transformer is connected at source side. The setting
applied at I_Chk corresponds to minimum load current which may flow
when circuit breaker is closed. It is possible to disable this feature by
applying setting 0 to I_Chk
159
LV LS Trip
IP1
IP2
IP3
UP1
UP2
UP3
BI8 CB Open
Description
IP1
IP2
IP3
UP1
UP2
UP3
Signal
Description
BI8 CB Open
Signal
Description
LF LS Trip
2.4
Setting parameter
2.4.1
Setting list
Table 132 Function setting list for low frequency load shedding protection
NO.
Default
Abbr.
1.
100
U_LV LS
2.
T_LV LS
3.
dU/dt_LS
160
Explanation
Voltage setting for low voltage load
shedding protection
Time setting for low voltage load
shedding protection
dF/dt setting for low voltage load
Unit
Min.
Max.
50.00
110.00
0.05
60.00
HZ/S
1.00
10.00
shedding protection
4.
70
U_Chk
5.
0.2In
I_Chk
10.00
120.0
2.00In
Table 133 Logical linker list for low frequency load shedding protection
NO.
Default
1.
On
Abbr.
Explanation
Func_LV LS
Table 134 Binary setting list for low frequency load shedding protection
Bit
Default
2.9
3Ph V Connect
1Ph V Connect
3.4
dF(dU)/dt Off
dF(dU)/dt On
2.5
Explanation
Single phase or three phase
voltage connection
Enable or disable the binary
setting of dF(dU)/dt
IED reports
Table 135 Event information list
Information
Func_LV LS
Description
161
3.1
Introduction
The IED provides a load shedding function based on the load current passing
through feeder. This function will be essential in conditions that feeder is
connected to a huge network with constant frequency and additional AVR is
continuously used for voltage regulation. In this case, load shedding
protection should be done based on load current and monitoring of following
items
Undervoltage checking
3.2
Protection principle
3.2.1
Fucntion description
Overload load shedding is provided based on bay load shedding principle.
This means that the protection function is implemented in each bay separately,
instead of being applied in an incoming bay and sending trip command to
various outgoing bays. In this regard, coordination between the overload load
shedding protection functions applied at various bays can be achieved by
selecting appropriate settings for pickup threshold and time delay of the
protection in various bays. The protection function can be enabled or disabled
via binary setting Func_OL LS. Based on the bay load shedding principle,
only one trip stage is provided for the protection. It operates based on the
measured phase currents. If all of the measured phase currents exceed a
pre-defined threshold (setting I_OL LS), a timer begins to run toward a
pre-defined limit which is the time delay of the protection (setting T_OL LS).
When the time delay elapsed, the trip command is issued.
If the voltage connected to the IED and the binary setting OL LS Chk V On is
set in binary setting OL LS Chk V Off/OL LS Chk V On, the protection would
be blocked as following conditions:
162
3.3
OL LS Trip
IP2
IP3
UP1
UP2
UP3
BI8 CB Open
Description
IP1
IP2
IP3
UP1
UP2
UP3
Signal
Description
BI8 CB Open
Signal
Description
163
OL LS Trip
3.4
Setting parameter
3.4.1
Setting list
Table 139 Function setting list for overload load shedding protection
NO.
Default
Abbr.
Explanation
1.
In
I_OL LS
2.
T_OL LS
3.
dU/dt_LS
4.
dF/dt_LS
5.
70
U_Chk
Unit
Min.
Max.
50.00
110.00
0.05
60.00
V/S
1.00
10.00
HZ/S
1.00
10.00
10.00
120.0
Table 140 Logical linker list for overload load shedding protection
NO.
Default
1.
On
Abbr.
Explanation
Func_Lv LS
Table 141 Binary setting list for overload load shedding protection
Bit
Default
2.9
3Ph V Connect
1Ph V Connect
3.4
dF(dU)/dt Off
dF(dU)/dt On
3.5
OL LS Chk V Off
OL LS Chk V On
3.5
Explanation
Single phase or three phase
voltage connection
Enable or disable the binary
setting of dF(dU)/dt
Enable or disable the function
of checking voltage
IED reports
Table 142 Event information list
164
Information
Description
OL LS Trip
3.6
Technical data
Table 143 Technical data for load shedding protection
Item
Rang or Value
Tolerance
20 mHz
Time delay
50 to 110 V, step 1V
0.10 to 60.00s, step 0.01 s
3 % setting or 1 V
1.5 % setting or +60 ms, at
80% operating setting
3% setting or 0.02Ir
Blocking condition
Frequency change rate f/t
1 to 10 Hz/s
0.5 Hz/s
3 % setting or 1 V
Blocking voltage
10 to 120V, step 1 V
3 % setting or 1 V
Blocking current
0 to 2 Ir
3% setting or 0.02Ir
Operating time
Approx. 60 ms
Reset time
Approx. 60 ms
Approx. 1
165
166
167
1.1
Function description
The IED provides fast busbar protection which is achieved based on
operation with GOOSE signals, it is able to block the incoming feeder
protection IED function by reception of a defined GOOSE signals from the
outgoing feeder linked with the same busbar.
The principle illustrated in the following figure:
Relay B
GOOSE massage-Block
Relay A
Trip
Relay C
C
If the fault occurs on outgoing feeder C, the protection IED C will trip and send
block messenger to IED A to block IED A relevant protection function.
168
Relay A
Trip
Relay B
Relay C
C
Once the fault located on the busbar, protection IEDs of outgoing feeder do
not trip and therefore there is no any blocking signal. So the IED A will trip and
clear off the fault with short time delay.
1.2
IP1
IP2
IP3
UP1
UP2
UP3
Description
IP1
IP2
169
IP3
UP1
UP2
UP3
1.3
Setting parameter
1.3.1
Setting list
1.4
IED reports
Table 145 Event information list
Information
Description
OC Startup
OC Startup Back
170
171
1.1
Function principle
1.1.1
Function description
Open or short circuited current transformer cores can cause unwanted
operation of many protection functions such as, earth fault current and
negative sequence current functions.
It must be remembered that a blocking of protection functions at an occurring
open CT circuit will mean that the situation will remain and extremely high
voltages will stress the secondary circuit.
To prevent the IED from wrong trip, interruptions in the secondary circuits of
current transformers is detected and reported by the UED. When the zero
sequence current is always larger than the setting value 3I0_CT Fail for 12s,
CT Fail will be reported and each stage of zero sequence current protection
will be blocked if setting Blk EF_CT Fail is selected.
1.1.2
Logic diagram
12s
3I0>
CT Fail
CT Fail On
1.2
CT Fail
Description
IP1
172
IP2
IP3
IN
Signal
Description
CT Fail
CT Fail
1.3
Setting parameter
1.3.1
Setting list
Table 148 Function setting list for current circuit supervision protection
NO.
Default
Abbr.
Explanation
1.
0.5In
3I0_CT Fail
Unit
Min.
Max.
0.05In
2.00In
Table 149 Binary setting list for current circuit supervision protection
Bit
Default
2.13
CT Fail Off
CT Fail On
1.4
Explanation
Enable or disable the function
of CT fail supervising
IED reports
Table 150 Alarm information list
Information
Description
CT Fail
173
2.1
Introduction
A measured voltage failure, due to a broken conductor or a short circuit fault
in the secondary circuit of voltage transformer, may result in unwanted
operation of the protection functions which work based on voltage criteria. VT
failure supervision function is provided to block these protection functions and
enable the backup protection functions. The features of the function are as
follows:
2.2
Function principle
VT failure supervision function can be enabled or disabled through binary
setting VT Fail On/ VT Fail Off. By applying setting VT Fail On to the binary
setting, VT failure supervision function would monitor the voltage transformer
circuit. As mentioned, the function is able to detect single-phase broken,
two-phase broken or three-phase broken faults in secondary circuit of voltage
transformer, if a three-phase connection is applied.
There are three main criteria for VT failure detection; the first is dedicated to
detect three-phase broken faults. The second and third ones are to detect
single or two-phase broken faults in solid earthed and isolated/resistance
earthed systems, respectively. A precondition to meet these three criteria is
that IED should not be picked up and the calculated zero sequence and
negative sequence currents should be less than setting of 3I02_ VT Fail.
The criteria are as follows:
2.2.1
174
2.2.2
2.2.3
2.2.4
Logic diagram
If VT failure supervision detects a failure in voltage transformer secondary
circuit, either by means of the above mentioned criteria or reception of a VT
MCB fail indication, all the protection functions which operate based on
direction component or low voltage criteria can be blocked, depending on the
175
setting. Furthermore, alarm report VT Fail is issued after 10s time delay. If
the VT Fail criteria recovers within this 10s time delay, the blocking condition
would be removed if one of the following conditions is met. Furthermore, it
should be noted that no VT MCB fail indication should be present during this
condition.
Without relay pickup, minimum phase voltage becomes more than setting of
Upe_VT Normal for 500ms. It is mentioned that with single phase
connection by setting 1-PH V Connect, only the connected voltage is
checked.
Without relay pickup, minimum phase voltage becomes more than setting of
Upe_VT Normal and at the same time, the calculated zero sequence or
negative sequence current of corresponding side becomes more than the
setting of 3I02_ VT Fail. It is mentioned that with single phase connection by
setting 1-PH V Connect, only the connected voltage is checked.
Subsequent to reporting VT fail alarm, the blocking condition of respective
protection functions would be removed if without relay pickup, the minimum
phase voltage becomes more than the setting of Upe_VT Normal for a
duration more than 10s. Furthermore, it should be noted that no VT MCB fail
indication should be present during this condition.
0
3Ph CB Open
VT Chk CB Off
VT Chk CB On
AND
Max{Ua,Ub,Uc}<
3U0 <
Solid Earthed
OR
3U0 >=
Isolate/Resist
OR
Max{Uab,Ubc,Uca}Min{Uab,Ubc,Uca}>
VT Fail On
10S
Alarm
AND
VT Fail
Figure 55 VT Logic diagram of VT failure supervision for three phase voltage inputs
VT Check On
10S
V1p VT Fail
176
Alarm
2.3
VT Fail
V1P VT Fail
UP4
V3P MCB Fail
V1P MCB Fail
Description
IP1
IP2
IP3
IN
UP1
UP2
UP3
UP4
Signal
Description
Signal
Description
VT Fail
VT fail
2.4
Setting parameter
2.4.1
Setting list
177
Table 154 Function setting list for fuse failure supervision protection
NO.
Default
Abbr.
1.
0.2In
I_VT Fail
Explanation
Maximum current for detecting VT
failure
Unit
Min.
Max.
0.05In
0.25In
0.05In
0.25In
7.00
20.0
10.00
30.0
40.00
65.00
0.2In
3I02_VT Fail
3.
Upe_VT Fail
4.
16
Upp_VT Fail
5.
40
Upe_VT Normal
Table 155 Binary setting list for fuse failure supervision protection
Bit
Default
2.9
3Ph V Connect
1Ph V Connect
2.10
Isolate/ Resist
Solid earthed
2.15
VT Fail Off
VT Fail On
2.5
Explanation
Single phase or three phase
voltage connection
Solid earthed system or
isolated system
Enable or disable the function
of VT failure
IED reports
Table 156 Alarm information list
Information
Description
VT Fail
V1P VT Fail
2.6
Technical data
Table 157 Technical data for VT secondary circuit supervision
Item
Range or value
Tolerances
Minimum current
3% setting or 0.02Ir
5% setting or 0.02Ir
sequence current
178
3% setting or 1 V
3% setting or 1 V
3% setting or 1 V
voltage
Normal phase to earth voltage
179
180
181
182
Self-supervision
183
Overview
Each IED is provided with a communication interface, enabling it to connect to
one or many substation level systems or equipment.
Following communication protocols are available:
1.1
Protocol
1.1.1
1.1.2
184
1.2
Communication port
1.2.1
1.2.2
1.2.3
1.3
Technical data
Front communication port
Item
Data
Number
Connection
Communication speed
9600 baud
15 m
185
Data
Number
1, only
Connection
2-wire connector
Rear port in communication module
1.0 km
Test voltage
Data
Electrical communication port
Number
0 to 3
Connection
RJ45 connector
Rear port in communication module
100m
100 Mbit/s
100 Mbit/s
Optical communication port ( optional )
Number
0 to 2
Connection
SC connector
Rear port in communication module
Multi-mode
100 Mbit/s
Time synchronization
186
100 Mbit/s
Item
Data
Mode
Pulse mode
IRIG-B000
Connection
2-wire connector
Rear port in communication module
Voltage levels
differential input
187
1.4
Work Station 3
Server or Work
Station 2
Switch
Switch
Switch
Switch
Gateway
or
converter
Switch
1.5
SNTP
Ethernet port
IRIG-B
IRIG-B port
Pulse
Binary input
188
Chapter 23 Hardware
Chapter 23 Hardware
189
Chapter 23 Hardware
Introduction
1.1
IED structure
The enclosure for IED is 1/2 19 inches in width and 4U in height.
1.2
190
The modules can be combined through the bus on the rear board. Both
the IED and the other system can be combined through the rear
interfaces.
Chapter 23 Hardware
X7
PSM
X6
FOM
X5
FIO
X4
CPU
X3
BIO
X2
AIM
X1
AIM
191
Chapter 23 Hardware
2.1
Introduction
The human-machine interface is simple and easy to understand the whole
front plate is divided into zones, each of which has a well-defined
functionality:
3
2
7
5
2.2
1.
2.
LEDs
3.
Arrow keys
4.
Reset key
5.
Quit key
6.
Set key
7.
192
Chapter 23 Hardware
When operating keys are pressed or in the case of IED alarming or operating
report appearance, the back light will turn on automatically until the preset
time delay elapse after the latest operation or alarm.
2.3
LED
There are 11 LEDs on the left side of the LCD. The definition for each LED is
shown as following table.
Table 158 HMI keys on the front of the IED
NO.
Definition
1.
Run/Alarm
2.
OC
3.
EF
4.
SEF
5.
NSOC
Color
Explanation
Green
Red
Green
Red
Green
Red
Green
Red
Green
Red
6.
CBF/DZ
7.
Themal OL
8.
3V0
9.
10.
11.
OV/UV
Load SHED
AR/MC
Green
enabled
The negative sequence overcurrent protection operate
The linker of circuit breaker failure or dead zone protection
is enabled
Red
Green
Red
Green
Red
Green
Red
Green
Red
Green
Red
2.4
Keyboard
193
Chapter 23 Hardware
The keyboard is used to monitor and operate IED. The keyboard has the
same look and feel in CSC family. As shown in Figure 60, keyboard is divided
into Arrow keys, Reset key, Quit key and Set key. The specific instructions on
the keys as the following table described:
Table 159 HMI keys on the front of the IED
Key
Function
Up arrow key
Move up in menu
Reset key
Set key
Quit key
2.5
IED menu
2.5.1
Menu construction
194
Chapter 23 Hardware
Analog
BI
Metering
Connect
Energy
GOOSEINF
GOO Ctrl
GOOSESUB
Switch
Time
Connect
GOO Ctrl
Read
Switch
Write
Delete
Event
Operation
Alarm
Clear
OpStatus
OpConfig
Settings
Report
Wave
MainMenu
ComConf
Eth 1#
Serial
Eth 2#
Label
Monitor
Testing
BO
Zero
BI
Remote
LED Test
TestMode
Accuracy
DevSetup
DevInfo
Module
Remote
Metering
SysParam
Backlit
Version
OpInfo
Full name
OpStatus
Operation status
Sub-sub menu
Full name
Analog
Analog
Metering
Metering
195
Chapter 23 Hardware
Sub-menu
OpConfig
Settings
Report
ComConf
Testing
DevSetup
DevInfo
2.5.2
196
Full name
Sub-sub menu
Full name
Energy
Energy
GOO Ctrl
GOOSE control
BI
Binary input
Connect
Connector
GOOSEINF
COOSE information
GOOSESUB
GOOSE subscribe
Switch
Switch
Operation
Connect
Connector
configuration
Time
Time
GOO Ctrl
GOOSE control
Read
Read
Write
write
Switch
Switch
Delete
Delete
Event
Event
Alarm
Alarm
Wave
Wave
Operation
Operation
Clear
Clear
Eth 1#
Ethernet port 1
Eth 2#
Ethernet port 2
Monitor
Monitor
Serial
Serial port
Label
Label
BO
Binary output
BI
Binary input
LED Test
LED Test
Accuracy
Accuracy
Zero
Zero drift
Remote
Remote
TestMode
Test mode
Module
Module
Remote
Remote
SysParam
System parameter
Metering
Metering
Backlit
Back light
Device
Version
Version
information
OpInfo
Operation information
Settings
Report
Communication
configuration
Testing
Device setup
Operation status
Chapter 23 Hardware
Sub menu
OpConfig
2.5.3
Sub menu
OpConfig
2.5.4
Sub menu
OpConfig
2.5.5
Sub menu
Settings
2.5.6
Sub-sub menu
Explanation
Analog
Metering
Energy
GOO Ctrl
BI
Connect
GOOSEINF
GOOSESUB
Operation status
Sub-sub menu
Explanation
Analog
Metering
Energy
GOO Ctrl
BI
Connect
GOOSEINF
GOOSESUB
Operation configuration
Sub-sub menu
Explanation
Switch
Connect
Time
GOO Ctrl
Settings
Sub-sub menu
Explanation
Read
Write
Switch
Delete
Delete settings
Report
197
Chapter 23 Hardware
Sub menu
Report
Sub-sub menu
Explanation
Event
Alarm
Wave
Operation
Clear
2.5.7
Sub menu
ComConf
Communication configuration
Sub-sub menu
Explanation
Eth 1#
Eth 2#
Monitor
Serial
Label
2.5.8
Sub menu
Testing
Sub-sub
Sub-sub-sub
menu
menu
BO
BI
LED Test
Accuracy
linearity
Zero
Testing
Explanation
Remote
Alarm
Signal
Metering
TestMode
198
Chapter 23 Hardware
2.5.9
Sub menu
Device setup
Sub-sub
Sub-sub-sub
menu
menu
Explanation
Hardware support is necessary, the setup
NetConf
Module
Connect
BIO
sql
CSC2000
equipment
Setup of CSC2000 protocol, identify the
communication requirement of this station
and practical hardware configuration
Setup of 103 protocol, identify the
Prot103
Remote
DevSetup
Signal
Modify
SysParam
Default
Print
Zero
Scale
Metering
Save
Scale adjustment
Confirm and save zero setup and scale
setup
Clear the current memorized operation value
Reset
Backlit
199
Chapter 23 Hardware
Sub menu
Sub-sub
Sub-sub-sub
menu
menu
Explanation
automatically turn off when the keyboard is
free
2.5.10
Sub menu
Device information
Sub-sub
Sub-sub-sub
menu
menu
Explanation
Display the version of protection program,
Version
DevInfo
BIO Com
OpInfo
HMI
200
Chapter 23 Hardware
3.1
Introduction
The analogue input module is used to galvanically separate and transform the
secondary currents and voltages generated by the measuring transformers.
3 dedicated high accurate current transformers (optional) are used for
metering.
There are four kinds of AIM, Module A, Module B, Module C and Module D
series.
AIM A series provides up to 2 current input channels.
AIM B series provides up to 2 current input channels and 3 voltage input
channels.
AIM C series provides up to 5 current input channels.
AIM D series provides up to 6 current input channels and 4 voltage input
channels.
201
Chapter 23 Hardware
3.2
Protection
I03
I04
I05
I06
I07
I08
I09
Metering
I10
I11
I12
Terminal
Analogue
Input
I01
I1
I02
I1
I03
Null
I04
Null
I05
Null
I06
Null
I07
Null
I08
Null
I09
Null
I10
Null
I11
ImB
I12
ImB
Remark
Star point
Star point,
for metering
For
metering
Chapter 23 Hardware
I01
I02
Protection
U03
U04
U05
U06
U07
U08
I09
Metering
I10
I11
I12
Terminal
Analogue
Input
I01
I1
I02
I1
U03
UC1
U04
UC1
U05
UC2
U06
UC2
U07
UC3
U08
UC3
I09
Null
I10
Null
I11
ImB
I12
ImB
Remark
Star point
Star point
Star point
Star point
Star point,
for metering
For
metering
203
Chapter 23 Hardware
I01
I02
Protection
I03
I04
I05
I06
I07
I08
I09
Metering
I10
I11
I12
Terminal
Analogue
Input
I01
I1
I02
I1
I03
IC1
I04
IC1
I05
IC2
I06
IC2
I07
IC3
I08
IC3
I09
Null
I10
Null
I11
ImB
I12
ImB
Remark
Star point
Star point
Star point
Star point
Star point,
for metering
For
metering
204
Chapter 23 Hardware
I01
I02
Protection
I03
I04
I05
I06
I07
I08
Metering
I09
I10
I11
3Ph voltage
I12
U01
U02
U03
1Ph voltage
U04
U05
U06
Analogue Input
Remark
I01
IA
Star point
I02
IA
I03
IB
I04
IB
I05
IC
I06
IC
I07
I0
I08
I0
Star point
Star point
Star point
Star point
I09
ImA
For
metering
205
Chapter 23 Hardware
ImA
I10
For
metering
Star point
I11
ImC
For
metering
ImC
I12
For
metering
3.3
Terminal
Definition
Remark
U01
UA
Star point
U02
UB
Star point
U03
UC
Star point
U04
UN
U05
U4
U06
U4
Star point
Technical data
Internal current transformer
Item
Rated current Ir
Standard
IEC 60255-1
Data
1 or 5 A
0.05 Ir to 30 Ir
0.005 to 1 A
CT
0.1 VA at Ir = 1 A;
0.5 VA at Ir = 5 A
0.5 VA for sensitive CT
IEC 60255-1
100 Ir for 1 s
IEC 60255-27
4 Ir continuous
IEC 60255-27
100 A for 1 s
sensitive CT
DL/T 478-2001
3 A continuous
206
Standard
Data
Chapter 23 Hardware
IEC 60255-1
100 V /110 V
0.4 V to 120 V
IEC 60255-27
DL/T 478-2001
Thermal
overload
(phase-neutral voltage)
capability
IEC 60255-27
DL/T 478-2001
207
Chapter 23 Hardware
4.1
Introduction
In this module, the fast binary inputs are used to connect with the signals and
alarms. The fast binary outputs are used for the tripping outputs and initiating
outputs for protection functions, or signaling output.
4 binary inputs and 7 binary output relays are provided in this module.
4.2
208
Chapter 23 Hardware
Binary inputs
01
02
03
04
05
DC -
06
07
Relay 1
08
09
Relay 2
Relay 3
12
13
Relay 4
14
15
Binary outputs
10
11
Relay 5
16
17
Relay 6
18
19
Relay 7
20
Terminal
Definition
01
Binary input 1
02
Binary input 2
03
Binary input 3
04
Binary input 4
05
Output
relay
Common terminal
for all binary inputs
209
Chapter 23 Hardware
4.3
06
Null
07
Relay 1
08
Relay 1
09
Relay 2
10
Relay 2
11
Relay 3
12
Relay 3
13
Relay 4
14
Relay 4
15
Relay 5
16
Relay 5
17
Relay 6
18
Relay 6
19
Relay 7
20
Relay 7
Technical data
Binary inputs
Item
Standard
IEC60255-1
Data
110/125 V
220/250 V
Threshold1: guarantee
IEC60255-1
operation
IEC60255-1
IEC60255-1
Software
provides
de-bounce
time
Power consumption, energized
IEC60255-1
Binary outputs
210
Chapter 23 Hardware
Item
Standard
Data
/~
IEC60255-1
250V
IEC60255-1
5 A continuous,
30A200ms ON, 15s OFF
Making capacity
IEC60255-1
1100 W(
L/R>40 ms
1000 VA(AC)
Breaking capacity
IEC60255-1
IEC60255-1
220V
, 0.15A, at L/R40 ms
110V
, 0.30A, at L/R40 ms
IEC60255-1
1000 cycles
IEC60255-1
1000 cycles
IEC60255-1
UL/CSATV
IEC60255-23
IEC61810-1
Contact circuit resistance
IEC60255-1
measurement
IEC60255-23
30m
IEC61810-1
Open Contact insulation test (AC
IEC60255-1
Dielectric strength)
IEC60255-27
IEC60255-1
AC1000V 1min
55
materials
211
Chapter 23 Hardware
5.1
Introduction
This module is used to provide fast tripping outputs and initiating outputs for
protection functions, and signaling output.
10 binary output relays with 10 contacts in 5 groups are provided in the FOM.
5.2
Relay 1
04
05
06
Relay 2
08
09
10
11
Relay 3
12
13
14
15
Binary outputs
07
Relay 4
16
17
18
19
Relay 5
20
212
Chapter 23 Hardware
Terminal
Definition
Output relay
01
Relay 1
02
Relay 1
03
Relay 1
04
Relay 1
05
Relay 2
06
Relay 2
07
Relay 2
08
Relay 2
09
Relay 3
10
Relay 3
11
Relay 3
12
Relay 3
13
Relay 4
14
Relay 4
15
Relay 4
16
Relay 4
17
Relay 5
18
Relay 5
19
Relay 5
20
Relay 5
213
Chapter 23 Hardware
6.1
Introduction
In this module, the output contacts are used for controlling and signaling
outputs mainly. The binary inputs are used to connect with the input signals
and alarms. 7 binary inputs and 9 binary output relays have been provided in
this module.
6.2
214
Chapter 23 Hardware
01
Relay 1
02
Relay 2
03
04
05
06
Relay 4
07
Relay 5
08
09
Binary outputs
Relay 3
Relay 6
10
Relay 7
11
12
Relay 8
13
Relay 9
14
15
16
Binary inputs
17
18
19
20
21
22
DC -
Terminal
Definition
01
02
Remark
Common
terminal
Relay 1
215
Chapter 23 Hardware
03
Relay 2
04
Contact 2-0
Relay 3
05
Contact 2-1
Relay 3
06
07
Relay 4
08
Relay 5
09
10
Relay 6
11
Relay 7
12
13
Relay 8
14
Relay 9
15
Binary input 1
16
Binary input 2
17
Binary input 3
18
Binary input 4
19
Binary input 5
20
Binary input 6
21
Binary input 7
Common terminal
for all binary
22
inputs, connect
with AUX.DC
negative terminal
216
Common
terminal
Common
terminal
Common
terminal
Chapter 23 Hardware
CPU module
7.1
Introduction
The CPU module handles all protection functions and logic, hardware
self-supervision and performs communication and information exchange
between the protection system and external equipments such as HMI, PC,
monitor, control system, substation automation system, engineer station,
RTU and printer, etc. Additionally, the CPU module transmits remote
metering, remote signaling, SOE, event reports and record data. The module
also provides binary inputs, synchronization and communication ports.
The pulse, IRIG-B or SNTP mode can be applied for time synchronization.
According to requirement, up to 2 isolated electrical or optical Ethernet ports
(optical Ethernet ports optional) and 1 RS485 serial communication port can
be provided to meet the demands of different substation automation system
and RTU at the same time.
There are 7 binary input channels with DC24V in the CPU module.
7.2
217
Chapter 23 Hardware
01
Binary inputs
02
03
04
05
06
07
Time
Synchro
08
09
10
COM
11
Ethernet ports
12
218
Terminal
Definition
01
Binary input 1
02
Binary input 2
03
Binary input 3
04
Binary input 4
05
Binary input 5
06
Binary input 6
07
Binary input 7
Chapter 23 Hardware
08
09
Time synchronization
10
11
RS485 port - 1B
12
RS485 port - 1A
Ethernet
Port A
Ethernet
Port B
7.3
Technical data
Front communication port
Item
Data
Number
Connection
Communication speed
9600 baud
15 m
Data
Number
1, only
Connection
2-wire connector
Rear port in communication module
1.0 km
Test voltage
219
Chapter 23 Hardware
Data
Electrical communication port
Number
0 to 3
Connection
RJ45 connector
Rear port in communication module
100m
100 Mbit/s
100 Mbit/s
Time synchronization
Item
Data
Mode
Pulse mode
IRIG-B000
Connection
2-wire connector
Rear port in communication module
Voltage levels
220
differential input
Chapter 23 Hardware
8.1
Introduction
The power supply module is used to provide the correct internal voltages and
full isolation between the terminal and the battery system. The module
provides 9 binary input channels as well.
8.2
221
Chapter 23 Hardware
01
02
03
Binary inputs
04
05
06
07
08
09
11
DC
24V +
12
DC
24V -
13
Relay 1
14
DC 24V
output
DC -
Alarm
10
16
DC+
input
17
18
DCinput
Power input
15
19
20
Terminal
222
Definition
Chapter 23 Hardware
01
Binary input 1
02
Binary input 2
03
Binary input 3
04
Binary input 4
05
Binary input 5
06
Binary input 6
07
Binary input 7
08
Binary input 8
09
Binary input 9
Common terminal for all
binary inputs above,
10
8.3
11
12
13
14
15
16
17
18
19
20
Technical data
Item
Standard
IEC60255-1
Data
100 to 125V
195 to 250V
Permissible tolerance
IEC60255-1
%20 Uaux
IEC60255-1
IEC60255-1
IEC60255-1
T 5 ms/I 35 A
state
Power consumption at maximum
load
Inrush Current
223
Chapter 23 Hardware
Technical data
9.1
Type tests
Insulation test
Item
Standard
Data
IEC60255-27
Category III
Pollution degree
IEC60255-27
Degree 2
Insulation
IEC60255-27
Basic insulation
IEC60255-27
IEC 60529
IEC 60255-5
2KV, 50Hz
EN 60255-5
2.8kV
ANSI C37.90
GB/T 15145-2001
DL/T 478-2001
CT / VT inputs
Power
frequency
withstand test
high
voltage
binary inputs
binary outputs
case earth
500V, 50Hz
between the following circuits:
Communication ports to case
earth
time synchronization terminals
to case earth
Impulse voltage test
IEC60255-5
IEC 60255-27
If Ui63V
EN 60255-5
1kV if Ui<63V
ANSI C37.90
GB/T 15145-2001
circuits:
DL/T 478-2001
Insulation resistance
224
IEC60255-5
100 M at 500 V
Chapter 23 Hardware
IEC 60255-27
EN 60255-5
ANSI C37.90
GB/T 15145-2001
DL/T 478-2001
Protective bonding resistance
IEC60255-27
0.1
Fire withstand/flammability
IEC60255-27
Class V2
Standard
Data
IEC60255-22-1
Class III
IEC60255-26
2.5 kV CM ; 1 kV DM
IEC61000-4-18
EN 60255-22-1
ANSI/IEEE C37.90.1
CT / VT inputs
binary inputs
binary outputs
1 kV CM ; 0 kV DM
Tested on the following circuits:
communication ports
Electrostatic discharge
IEC 60255-22-2
Level 4
IEC 61000-4-2
8 kV contact discharge;
EN 60255-22-2
IEC 60255-22-3
Frequency sweep:
disturbance test
EN 60255-22-3
IEC 60255-22-3
Pulse-modulated
disturbance test
EN 60255-22-3
IEC 60255-22-4,
Class A, 4KV
test
IEC 61000-4-4
EN 60255-22-4
225
Chapter 23 Hardware
ANSI/IEEE C37.90.1
CT / VT inputs
binary inputs
binary outputs
Class A, 1KV
Tested on the following circuits:
communication ports
IEC 60255-22-5
4.0kV L-E
IEC 61000-4-5
2.0kV L-L
Tested on the following circuits:
auxiliary power supply
CT / VT inputs
binary inputs
binary outputs
500V L-E
Tested on the following circuits:
communication ports
IEC 60255-22-6
IEC 61000-4-6
MHz
spot frequencies: 27 MHz and 68
MHz
10 V
AM, 80%, 1 kHz
IEC60255-22-7
Class A
300 V CM
150 V DM
IEC 61000-4-8
Level 4
30 A/m cont. / 300 A/m 1 s to 3 s
IEC61000-4-18
2.5 kV CM ; 1 kV DM
Tested on the following circuits:
auxiliary power supply
CT / VT inputs
binary inputs
binary outputs
1 kV CM ; 0 kV DM
Tested on the following circuits:
communication ports
Mechanical tests
226
Chapter 23 Hardware
Item
Sinusoidal
Vibration
Standard
response
test
Data
IEC60255-21-1
Class 1
EN 60255-21-1
10 Hz to 60 Hz: 0.075 mm
60 Hz to 150 Hz: 1 g
1 sweep cycle in each axis
Relay energized
IEC60255-21-1
Class 1
test
EN 60255-21-1
10 Hz to 150 Hz: 1 g
20 sweep cycle in each axis
Relay non-energized
IEC60255-21-2
Class 1
EN 60255-21-2
5 g, 11 ms duration
3 shocks in both directions of 3 axes
Relay energized
IEC60255-21-2
Class 1
EN 60255-21-2
15 g, 11 ms duration
3 shocks in both directions of 3 axes
Relay non-energized
Bump test
IEC60255-21-2
Class 1
10 g, 16 ms duration
1000 shocks in both directions of 3
axes
Relay non-energized
Seismic test
IEC60255-21-3
Class 1
X-axis 1 Hz to 8/9 Hz: 7.5 mm
X-axis 8/9 Hz to 35 Hz :2 g
Y-axis 1 Hz to 8/9 Hz: 3.75 mm
Y-axis 8/9 Hz to 35 Hz :1 g
1 sweep cycle in each axis,
Relay energized
Environmental tests
Item
Recommended permanent operating temperature
Data
-10 C to +55C
(Legibility of display may be impaired above
+55 C /+131 F)
-25C to +70C
227
Chapter 23 Hardware
Permissible humidity
9.2
95 % of relative humidity
IED design
Item
Data
Case size
4U1/2 19inch
Weight
5kg
9.3
CE certificate
Item
EMC Directive
Low voltage directive
228
Data
EN 61000-6-2 and EN61000-6-4 (EMC Council
Directive 2004/108/EC)
EN 60255-27 (Low-voltage directive 2006/95 EC).
Chapter 24 Appendix
Chapter 24 Appendix
229
Chapter 24 Appendix
1.1
Description
Function
Func_OC1
Func_OC2
Func_OC Inv
Func_EF1
Func_EF2
Func_EF Inv
Func_SEF1
Func_SEF2
Func_SEF Inv
Func_NSOC1
Func_NSOC2
Func_NSOC Inv
Func_3V01
Func_3V02
Func_CBF
Func_ThermOL
Func_UV1
Func_UV2
Func_OV1
Func_OV2
Func_LF LS
Func_LV LS
Func_OL LS
Func_AR
Func_MC
Func_DZ
230
Chapter 24 Appendix
NO.
Description
Scope
Unit
Note
Ctr Word 1
0000~FFFF
Ctr Word 2
0000~FFFF
Ctr Word 3
0000~FFFF
Ctr Word 4
0000~FFFF
AR INITIATION
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
I_OC1
(0.05~20.00)In
In=1A or 5A
T_OC1
0.00~60.00
I_OC2
(0.05~20.00)In
T_OC2
0.00~60.00
U_OC_UnBlk
1.00~120.0
I_OC Inv
(0.05~20.00)In
AK_OC Inv
0.001~1000
P_OC Inv
0.01~10.00
BK_OC Inv
0.000~60.00
Angle_OC
0.00~90.00
degree
3I0_EF1
(0.05~20.00)In
T_EF1
0.00~60.00
3I0_EF2
(0.05~20.00)In
T_EF2
0.00~60.00
3I0_EF Inv
(0.05~20.00)In
AK_EF Inv
0.001~1000
P_EF Inv
0.01~10.00
BK_EF Inv
0.000~60.00
Angle_EF
0.00~90.00
degree
Angle_Neg
0.00~90.00
degree
I_2H_UnBlk
(0.25~20.00)In
3I0_2H_UnBlk
(0.25~20.00)In
Ratio I2/I1
0.07~0.50
Ratio I02/I01
0.07~0.50
T2h_Cross_Blk
0.00~60.00
I_SEF1
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
T_SEF1
0.00~60.00
I_SEF2
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
Phase to phase
231
Chapter 24 Appendix
NO.
232
Description
Scope
Unit
T_SEF2
0.00~60.00
I_SEF Inv
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
AK_SEF Inv
0.001~1000
P_SEF Inv
0.01~10.00
BK_SEF Inv
0.000~60.00
Angle_SEF
0.00~90.00
degree
IsCOS_SEF
0.005~1.00
3I2_NSOC1
(0.05~20.00)In
T_NSOC1
0.00~60.00
3I2_NSOC2
(0.05~20.00)In
T_NSOC2
0.00~60.00
3I2_NSOC Inv
(0.05~20.00)In
AK_NSOC Inv
0.001~1000
P_NSOC Inv
0.01~10.00
BK_NSOC Inv
0.000~60.00
U_3V01
2.00~100.0
T_3V01
0.00~60.00
U_3V02
2.00~100.0
T_3V02
0.00~60.00
U_Phase low
10.00~100.0
U_Phase up
10.00~100.0
U_UV1
5.00~75.0(PE)
10.00~150.0(PP)
T_UV1
0.00~120.0
U_UV2
5.00~75.0(PE)
10.00~150.0(PP)
T_UV2
0.00~120.0
Dropout_UV
1.01~2.00
U_OV1
40.00~100.0(PE)
80.00~200.0(PP)
T_OV1
0.00~60.00
U_OV2
40.00~100.0(PE)
80.00~200.0(PP)
T_OV2
0.00~60.00
Dropout_OV
0.90~0.99
I_Therm OL
0.10~10.00
T_Const Therm
6.0~9999
Ratio_Cool
0.100~10.00
Ratio_Alarm
0.500~1.000
F_LF LS
45.00~60.00
HZ
T_LF LS
0.05~60.00
Note
Chapter 24 Appendix
NO.
Description
Scope
Unit
U_LV LS
50.00~110.0
T_LV LS
0.10~60.00
I_OL LS
0.05~20.00
T_OL LS
0.10~60.00
dF/dt_LS
1.00~10.00
HZ/S
dU/dt_LS
1.00~100.0
V/S
T_3P AR1
0.05~60.00
T_3P AR2
0.05~60.00
T_3P AR3
0.05~60.00
T_3P AR4
0.05~60.00
Times_AR
1.00~4.00
T_Reclaim
0.05~60.00
T_AR Reset
0.05~60.00
T_Max. CB Open
0.05~60.00
T_Syn Chk
0.05~60.00
T_MaxSynExt
0.05~60.00
T_MaxSynReq
0.05~60.00
Phase_UL
1.00~6.00
Angle_Syn Diff
1.00~80.00
Degree
U_Syn Diff
1.00~40.00
Freq_Syn Diff
0.02~2.00
HZ
Umin_Syn
60.00~130.0
Umax_Energ
20.00~100.0
I_CBF
(0.05~20.00)In
3I0_CBF
(0.05~20.00)In
3I2_CBF
(0.05~20.00)In
T_CBF1
0.00~60.00
T_CBF2
0.10~60.00
T_Dead Zone
0.00~60.00
U_Chk
10.00~120.0
I_Chk
(0.00~2.00)In
3I02_ VT Fail
(0.05~0.25)In
Upe_VT Fail
7.00~20.0
Upp_VT Fail
10.00~30.0
Upe_VT Normal
40.00~65.00
I_VT Fail
(0.05~0.25)In
3I0_CT Fail
(0.05~2.00)In
T_CB POS
0.10~60.00
T_DS POS
0.10~60.00
T_ES POS
0.10~60.00
T_CB Faulty
0.10~60.00
Ratio_Mea CT
0.001~7.00
Note
233
Chapter 24 Appendix
NO.
Description
Scope
Ratio_VT
0.01~2.00
Unit
Note
Bit
OC1 Dir On
C1_V Blk On
C1 2H_Blk On
OC2 Dir On
C2 V_Blk On
C2 2H_Blk On
OC Inv Dir On
OCInv 2H_Blk On
EF1 Dir On
EF1 2H_Blk On
10
EF2 Dir On
11
EF2 2H_Blk On
12
EF Inv Dir On
13
EFInv 2H_Blk On
14
EF Chk I2/I1
EF Chk I02/I01
15
EF U2/I2 Dir On
234
Bit
SOTF Off
SOTF On
SEF1 Dir On
SEF2 Dir On
Therm Alarm On
Hot Curve
Cold Curve
3I0 Measured
3I0 Calculated
3U0 Measured
3U0 Calculated
3Ph V Connect
1Ph V Connect
10
Isolate/Resist
Solid earthed
11
12
Not used
Not used
13
CT Fail Off
CT Fail On
14
UnBlk Fun_VTFail
Blk Fun_VTFail
15
VT Fail Off
VT Fail On
Chapter 24 Appendix
Bit
UV Chk CB Off
UV Chk CB On
UV PP
UV PE
OV PP
OV PE
dF(dU)/dt Off
dF(dU)/dt On
OL LS Chk V Off
OL LS Chk V On
CBF Chk CB On
9
10
11
12
13
14
Interlock Off
Interlock On
15
NR SetGrp Switch
BI SetGrp Switch
Bit10
Bit9
Bit8
Mode
AR_Override
AR_Syn check
AR_EnergChkDLLB
AR_EnergChkLLDB
AR_EnergChkDLDB
Not used
Not used
Not used
Bit13
Bit12
Bit11
Mode
MC_Override
MC _Syn check
MC _EnergChkDLLB
MC _EnergChkLLDB
MC _EnergChkDLDB
Not used
Not used
235
Chapter 24 Appendix
Bit13
Bit12
Bit11
Mode
Not used
Bit
OC1 Alarm
OC1 Trip
OC Inv Alarm
OC Inv Trip
EF1 Alarm
EF1 Trip
EF Inv Alarm
EF Inv Trip
SEF1 Alarm
SEF1 Trip
SEF2 Alarm
SEF2 Trip
NSOC1 Alarm
NSOC1 Trip
3V01 Alarm
3V01 Trip
10
3V02 Alarm
3V02 Trip
11
UV1 Alarm
UV1 Trip
12
OV1 Alarm
OV1 Trip
13
CB Faulty Off
CB Faulty On
14
DS Faulty Off
DS Faulty On
15
ES Faulty Off
ES Faulty On
Bit
OC1 Init AR
Off
OC2 Init AR
Off
OC Inv Init AR
Off
EF1 Init AR
Off
EF2 Init AR
Off
EF Inv Init AR
Off
SEF1 Init AR
Off
SEF2 Init AR
Off
Off
NSOC1 Init AR
Off
10
NSOC2 Init AR
Off
11
12~14
Not used
Not used
15
3P Fault Init AR
3P Fault Blk AR
236
Chapter 24 Appendix
Bit
Off
OC1&2 Trip
Off
OC Inv Trip
Off
EF1&2 Trip
Off
EF Inv Trip
Off
SEF1&2 Trip
Off
Off
3V0 Trip
Off
NSOC1&2 Trip
Off
Off
Therm OL Trip
10
Off
Load SHED
11
Off
OV1 Trip
12
Off
OV2 Trip
13
Off
UV1 Trip
14
Off
UV2 Trip
Note: BO2 Ctr Word, BO3 Ctr Word, BO6 Ctr Word , BO7 Ctr Word are
defined the same as BO1 Ctr Word. Different outputs can be distributed to
different protections. Once a protection is designated to drive BO1, it will
initiate CBF function.
1.2
Description
Function
Func_OC1
Func_OC2
Func_OC Inv
Func_EF1
Func_EF2
Func_EF Inv
Func_SEF1
Func_SEF2
Func_SEF Inv
Func_NSOC1
237
Chapter 24 Appendix
Description
Function
Func_NSOC2
Func_NSOC Inv
Func_3V01
Func_3V02
Func_CBF
Func_ThermOL
Func_UV1
Func_UV2
Func_OV1
Func_OV2
Func_MC
Func_DZ
NO.
Description
Scope
Unit
Note
Ctr Word 1
0000~FFFF
Ctr Word 2
0000~FFFF
Ctr Word 3
0000~FFFF
Ctr Word 4
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
10
0000~FFFF
11
I_OC1
(0.05~20.00)In
In=1A or 5A
12
T_OC1
0.00~60.00
13
I_OC2
(0.05~20.00)In
14
T_OC2
0.00~60.00
15
U_OC_UnBlk
1.00~120.0
16
Curve_OC Inv
1~12
17
I_OC Inv
(0.05~20.00)In
18
K_OC Inv
0.05~999.0
19
A_OC Inv
0.005~200.0
20
B_OC Inv
0.000~60.00
21
P_OC Inv
0.005~10.00
22
Angle_OC
0.00~90.00
degree
23
3I0_EF1
(0.05~20.00)In
238
Phase to phase
Refer to table 7.3.4
Chapter 24 Appendix
24
T_EF1
0.00~60.00
25
3I0_EF2
(0.05~20.00)In
26
T_EF2
0.00~60.00
27
Curve_EF Inv
1~12
28
3I0_EF Inv
(0.05~20.00)In
29
K_EF Inv
0.05~999.0
30
A_EF Inv
0.005~200.0
31
B_EF Inv
0.000~60.00
32
P_EF Inv
0.005~10.00
33
Angle_EF
0.00~90.00
degree
34
Angle_Neg
0.00~90.00
degree
35
I_2H_UnBlk
(0.25~20.00)In
36
3I0_2H_UnBlk
(0.25~20.00)In
37
Ratio I2/I1
0.07~0.50
38
Ratio I02/I01
0.07~0.50
39
T2h_Cross_Blk
0.00~60.00
40
I_SEF1
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
41
T_SEF1
0.00~60.00
42
I_SEF2
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
43
T_SEF2
0.00~60.00
44
Curve_SEF Inv
1~12
45
I_SEF Inv
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
46
K_SEF Inv
0.05~999.0
47
A_SEF Inv
0.005~200.0
48
B_SEF Inv
0.000~60.00
49
P_SEF Inv
0.005~10.00
50
Angle_SEF
0.00~90.00
degree
51
IsCOS_SEF
0.005~1.00
52
U_3V0_SEF
2.00~100.0
53
3I2_NSOC1
(0.05~20.00)In
54
T_NSOC1
0.00~60.00
55
3I2_NSOC2
(0.05~20.00)In
56
T_NSOC2
0.00~60.00
57
Curve_NSOC Inv
1~12
58
3I2_NSOC Inv
(0.05~20.00)In
59
K_NSOC Inv
0.05~999.0
60
A_ NSOC Inv
0.005~200.0
61
B_ NSOC Inv
0.000~60.00
62
P_ NSOC Inv
0.005~10.00
63
U_3V01
2.00~100.0
239
Chapter 24 Appendix
64
T_3V01
0.00~60.00
65
U_3V02
2.00~100.0
66
T_3V02
0.00~60.00
67
U_Phase low
10.00~100.0
68
U_Phase up
10.00~100.0
69
U_UV1
5.00~75.0(PE)
10.00~150.0(PP)
70
T_UV1
0.00~120.0
71
U_UV2
5.00~75.0(PE)
10.00~150.0(PP)
72
T_UV2
0.00~120.0
73
Dropout_UV
1.01~2.00
74
U_OV1
40.00~100.0(PE)
80.00~200.0(PP)
75
T_OV1
0.00~60.00
76
U_OV2
40.00~100.0(PE)
80.00~200.0(PP)
77
T_OV2
0.00~60.00
78
Dropout_OV
0.90~0.99
79
I_Therm OL
0.10~10.00
80
T_Const Therm
6.0~9999
81
Ratio_Cool
0.100~10.00
82
Ratio_Alarm
0.500~1.000
83
T_AR Reset
0.05~60.00
84
T_Syn Chk
0.05~60.00
85
T_MaxSynExt
0.05~60.00
86
T_MaxSynReq
0.05~60.00
87
Phase_UL
1.00~6.00
88
Angle_Syn Diff
1.00~80.00
Degree
89
U_Syn Diff
1.00~40.00
90
Freq_Syn Diff
0.02~2.00
HZ
91
Umin_Syn
30.00~65.0(PE)
60~130.0(PP)
92
Umax_Energ
10~50(PE)
20.00~100.0(PP)
93
I_CBF
(0.05~20.00)In
94
3I0_CBF
(0.05~20.00)In
95
3I2_CBF
(0.05~20.00)In
96
T_CBF1
0.00~60.00
97
T_CBF2
0.10~60.00
98
T_Dead Zone
0.00~60.00
99
U_Chk
10.00~120.0
100
I_Chk
(0.00~2.00)In
240
Chapter 24 Appendix
101
3I02_ VT Fail
(0.05~0.25)In
102
Upe_VT Fail
7.00~20.0
103
Upp_VT Fail
10.00~30.0
104
Upe_VT Normal
40.00~65.00
105
I_VT Fail
(0.05~0.25)In
106
3I0_CT Fail
(0.05~2.00)In
107
T_CB POS
0.10~60.00
108
T_DS POS
0.10~60.00
109
T_ES POS
0.10~60.00
110
T_CB Faulty
0.10~60.00
111
Ratio_Mea CT
0.001~7.00
112
Ratio_VT
0.01~2.00
Table7-4 Definition of control word Ctr Word 1
Bit
OC1 Dir On
C1_V Blk On
C1 2H_Blk On
OC2 Dir On
C2 V_Blk On
C2 2H_Blk On
OC Inv Dir On
OCInv 2H_Blk On
EF1 Dir On
EF1 2H_Blk On
10
EF2 Dir On
11
EF2 2H_Blk On
12
EF Inv Dir On
13
EFInv 2H_Blk On
14
EF Chk I2/I1
EF Chk I02/I01
15
EF U2/I2 Dir On
Bit
SOTF Off
SOTF On
SEF1 Dir On
SEF2 Dir On
Therm Alarm On
241
Chapter 24 Appendix
Bit
Hot Curve
Cold Curve
3I0 Measured
3I0 Calculated
3U0 Measured
3U0 Calculated
3Ph V Connect
1Ph V Connect
10
Isolate/Resist
Solid earthed
11
12
Not used
Not used
13
CT Fail Off
CT Fail On
14
UnBlk Fun_VTFail
Blk Fun_VTFail
15
VT Fail Off
VT Fail On
Bit
UV Chk CB Off
UV Chk CB On
UV PP
UV PE
OV PP
OV PE
Not used
Not used
Not used
Not used
CBF Chk CB On
Not used
Not used
Not used
Not used
10
Not used
Not used
11
Selection of MC check mode
12
13
14
Interlock Off
Interlock On
15
NR SetGrp Switch
BI SetGrp Switch
242
Bit13
Bit12
Bit11
Mode
MC_Override
MC _Syn check
MC _EnergChkDLLB
MC _EnergChkLLDB
MC _EnergChkDLDB
Not used
Not used
Chapter 24 Appendix
Not used
Bit
OC1 Alarm
OC1 Trip
OC Inv Alarm
OC Inv Trip
EF1 Alarm
EF1 Trip
EF Inv Alarm
EF Inv Trip
SEF1 Alarm
SEF1 Trip
SEF2 Alarm
SEF2 Trip
NSOC1 Alarm
NSOC1 Trip
3V01 Alarm
3V01 Trip
10
3V02 Alarm
3V02 Trip
11
UV1 Alarm
UV1 Trip
12
OV1 Alarm
OV1 Trip
13
CB Faulty Off
CB Faulty On
14
DS Faulty Off
DS Faulty On
15
ES Faulty Off
ES Faulty On
Bit
Off
OC1&2 Trip
Off
OC Inv Trip
Off
EF1&2 Trip
Off
EF Inv Trip
Off
SEF1&2 Trip
Off
Off
3V0 Trip
Off
NSOC1&2 Trip
Off
Off
Therm OL Trip
10
Not used
Not used
11
Off
OV1 Trip
12
Off
OV2 Trip
13
Off
UV1 Trip
14
Off
UV2 Trip
Note: BO2 Ctr Word, BO3 Ctr Word, BO6 Ctr Word , BO7 Ctr Word are defined the same as
243
Chapter 24 Appendix
BO1 Ctr Word. Different outputs can be distributed to different protections. Once a protection is
designated to drive BO1, it will initiate CBF function.
1.3
Description
Function
Func_OC1
Func_OC2
Func_OC Inv
Func_EF1
Func_EF2
Func_EF Inv
Func_SEF1
Func_SEF2
Func_SEF Inv
Func_CBF
Func_UV1
Func_UV2
Func_OV1
Func_OV2
Func_LF LS
Func_LV LS
Func_OL LS
Func_AR
Func_MC
Func_DZ
NO.
Description
Scope
Ctr Word 1
0000~FFFF
Ctr Word 2
0000~FFFF
Ctr Word 3
0000~FFFF
Ctr Word 4
0000~FFFF
244
Unit
Note
Chapter 24 Appendix
AR INITIATION
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
10
0000~FFFF
11
I_OC1
(0.05~20.00)In
12
T_OC1
0.00~60.00
13
I_OC2
(0.05~20.00)In
14
T_OC2
0.00~60.00
15
U_OC_UnBlk
1.00~120.0
16
Curve_OC Inv
1~12
17
I_OC Inv
(0.05~20.00)In
18
K_OC Inv
0.05~999.0
19
A_OC Inv
0.005~200.0
20
B_OC Inv
0.000~60.00
21
P_OC Inv
0.005~10.00
22
Angle_OC
0.00~90.00
degree
23
3I0_EF1
(0.05~20.00)In
24
T_EF1
0.00~60.00
25
3I0_EF2
(0.05~20.00)In
26
T_EF2
0.00~60.00
27
Curve_EF Inv
1~12
28
3I0_EF Inv
(0.05~20.00)In
29
K_EF Inv
0.05~999.0
30
A_EF Inv
0.005~200.0
31
B_EF Inv
0.000~60.00
32
P_EF Inv
0.005~10.00
33
Angle_EF
0.00~90.00
degree
34
Angle_Neg
0.00~90.00
degree
35
I_2H_UnBlk
(0.25~20.00)In
36
3I0_2H_UnBlk
(0.25~20.00)In
37
Ratio I2/I1
0.07~0.50
38
Ratio I02/I01
0.07~0.50
39
T2h_Cross_Blk
0.00~60.00
40
I_SEF1
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
41
T_SEF1
0.00~60.00
42
I_SEF2
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
43
T_SEF2
0.00~60.00
44
Curve_SEF Inv
1~12
45
I_SEF Inv
0.005~1.00(SEF)
In=1A or 5A
Phase to phase
Refer to table 7.3.4
245
Chapter 24 Appendix
(0.05~20.00)In(Normal)
46
K_SEF Inv
0.05~999.0
47
A_SEF Inv
0.005~200.0
48
B_SEF Inv
0.000~60.00
49
P_SEF Inv
0.005~10.00
50
Angle_SEF
0.00~90.00
degree
51
IsCOS_SEF
0.005~1.00
52
U_3V0_SEF
2.00~100.0
53
U_UV1
5.00~75.0(PE)
10.00~150.0(PP)
54
T_UV1
0.00~120.0
55
U_UV2
5.00~75.0(PE)
10.00~150.0(PP)
56
T_UV2
0.00~120.0
57
Dropout_UV
1.01~2.00
58
U_OV1
40.00~100.0(PE)
80.00~200.0(PP)
59
T_OV1
0.00~60.00
60
U_OV2
40.00~100.0(PE)
80.00~200.0(PP)
61
T_OV2
0.00~60.00
62
Dropout_OV
0.90~0.99
63
F_LF LS
45.00~60.00
HZ
64
T_LF LS
0.05~60.00
65
U_LV LS
50.00~110.0
66
T_LV LS
0.10~60.00
67
I_OL LS
0.05~20.00
68
T_OL LS
0.10~60.00
69
dF/dt_LS
1.00~10.00
HZ/S
70
dU/dt_LS
1.00~100.0
V/S
71
T_3P AR1
0.05~60.00
72
T_3P AR2
0.05~60.00
73
T_3P AR3
0.05~60.00
74
T_3P AR4
0.05~60.00
75
Times_AR
1.00~4.00
76
T_Reclaim
0.05~60.00
77
T_AR Reset
0.05~60.00
78
T_Max. CB Open
0.05~60.00
79
T_Syn Chk
0.05~60.00
80
T_MaxSynExt
0.05~60.00
81
T_MaxSynReq
0.05~60.00
82
Phase_UL
1.00~6.00
83
Angle_Syn Diff
1.00~80.00
246
Degree
Chapter 24 Appendix
84
U_Syn Diff
1.00~40.00
85
Freq_Syn Diff
0.02~2.00
HZ
86
Umin_Syn
30.00~65.0(PE)
60~130.0(PP)
87
Umax_Energ
10~50(PE)
20.00~100.0(PP)
88
I_CBF
(0.05~20.00)In
89
3I0_CBF
(0.05~20.00)In
90
3I2_CBF
(0.05~20.00)In
91
T_CBF1
0.00~60.00
92
T_CBF2
0.10~60.00
93
T_Dead Zone
0.00~60.00
94
U_Chk
10.00~120.0
95
I_Chk
(0.00~2.00)In
96
3I02_ VT Fail
(0.05~0.25)In
97
Upe_VT Fail
7.00~20.0
98
Upp_VT Fail
10.00~30.0
99
Upe_VT Normal
40.00~65.00
100
I_VT Fail
(0.05~0.25)In
101
3I0_CT Fail
(0.05~2.00)In
102
T_CB POS
0.10~60.00
103
T_DS POS
0.10~60.00
104
T_ES POS
0.10~60.00
105
T_CB Faulty
0.10~60.00
106
Ratio_Mea CT
0.001~7.00
107
Ratio_VT
0.01~2.00
Table7-4 Definition of control word Ctr Word 1
Bit
OC1 Dir On
C1_V Blk On
C1 2H_Blk On
OC2 Dir On
C2 V_Blk On
C2 2H_Blk On
OC Inv Dir On
OCInv 2H_Blk On
EF1 Dir On
EF1 2H_Blk On
10
EF2 Dir On
11
EF2 2H_Blk On
12
EF Inv Dir On
247
Chapter 24 Appendix
13
EFInv 2H_Blk On
14
EF Chk I2/I1
EF Chk I02/I01
15
EF U2/I2 Dir On
Bit
SOTF Off
SOTF On
SEF1 Dir On
SEF2 Dir On
Not used
Not used
Not used
Not used
3I0 Measured
3I0 Calculated
3U0 Measured
3U0 Calculated
3Ph V Connect
1Ph V Connect
10
Isolate/Resist
Solid earthed
11
12
Not used
Not used
13
CT Fail Off
CT Fail On
14
UnBlk Fun_VTFail
Blk Fun_VTFail
15
VT Fail Off
VT Fail On
Bit
UV Chk CB Off
UV Chk CB On
UV PP
UV PE
OV PP
OV PE
dF(dU)/dt Off
dF(dU)/dt On
OL LS Chk V Off
OL LS Chk V On
CBF Chk CB On
9
10
11
12
13
248
Chapter 24 Appendix
14
Interlock Off
Interlock On
15
NR SetGrp Switch
BI SetGrp Switch
Bit10
Bit9
Bit8
Mode
AR_Override
AR_Syn check
AR_EnergChkDLLB
AR_EnergChkLLDB
AR_EnergChkDLDB
Not used
Not used
Not used
Bit13
Bit12
Bit11
Mode
MC_Override
MC _Syn check
MC _EnergChkDLLB
MC _EnergChkLLDB
MC _EnergChkDLDB
Not used
Not used
Not used
Bit
OC1 Alarm
OC1 Trip
OC Inv Alarm
OC Inv Trip
EF1 Alarm
EF1 Trip
EF Inv Alarm
EF Inv Trip
SEF1 Alarm
SEF1 Trip
SEF2 Alarm
SEF2 Trip
Not used
Not used
Not used
Not used
Not used
Not used
10
Not used
Not used
11
UV1 Alarm
UV1 Trip
12
OV1 Alarm
OV1 Trip
249
Chapter 24 Appendix
13
CB Faulty Off
CB Faulty On
14
DS Faulty Off
DS Faulty On
15
ES Faulty Off
ES Faulty On
Bit
OC1 Init AR
Off
OC2 Init AR
Off
OC Inv Init AR
Off
EF1 Init AR
Off
EF2 Init AR
Off
EF Inv Init AR
Off
SEF1 Init AR
Off
SEF2 Init AR
Off
Off
Not used
Not used
10
Not used
Not used
11
Not used
Not used
12~14
Not used
Not used
15
3P Fault Init AR
3P Fault Blk AR
Bit
Off
OC1&2 Trip
Off
OC Inv Trip
Off
EF1&2 Trip
Off
EF Inv Trip
Off
SEF1&2 Trip
Off
6~9
Not used
Not used
10
Off
Load SHED
11
Off
OV1 Trip
12
Off
OV2 Trip
13
Off
UV1 Trip
14
Off
UV2 Trip
Note: BO2 Ctr Word, BO3 Ctr Word, BO6 Ctr Word , BO7 Ctr Word are defined the same as
BO1 Ctr Word. Different outputs can be distributed to different protections. Once a protection is
designated to drive BO1, it will initiate CBF function.
1.4
250
Chapter 24 Appendix
Description
Function
Func_OC1
Func_OC2
Func_OC Inv
Func_EF1
Func_EF2
Func_EF Inv
Func_SEF1
Func_SEF2
Func_SEF Inv
Func_LF LS
Func_LV LS
Func_OL LS
Func_AR
NO.
Description
Scope
Unit
Note
108
Ctr Word 1
0000~FFFF
109
Ctr Word 2
0000~FFFF
110
Ctr Word 3
0000~FFFF
111
Ctr Word 4
0000~FFFF
112
AR INITIATION
0000~FFFF
113
0000~FFFF
114
0000~FFFF
115
0000~FFFF
116
0000~FFFF
117
0000~FFFF
118
0000~FFFF
119
0000~FFFF
120
0000~FFFF
121
I_OC1
(0.05~20.00)In
In=1A or 5A
122
T_OC1
0.00~60.00
123
I_OC2
(0.05~20.00)In
124
T_OC2
0.00~60.00
125
Curve_OC Inv
1~12
126
I_OC Inv
(0.05~20.00)In
127
K_OC Inv
0.05~999.0
251
Chapter 24 Appendix
128
A_OC Inv
0.005~200.0
129
B_OC Inv
0.000~60.00
130
P_OC Inv
0.005~10.00
131
3I0_EF1
(0.05~20.00)In
132
T_EF1
0.00~60.00
133
3I0_EF2
(0.05~20.00)In
134
T_EF2
0.00~60.00
135
Curve_EF Inv
1~12
136
3I0_EF Inv
(0.05~20.00)In
137
K_EF Inv
0.05~999.0
138
A_EF Inv
0.005~200.0
139
B_EF Inv
0.000~60.00
140
P_EF Inv
0.005~10.00
141
I_2H_UnBlk
(0.25~20.00)In
142
3I0_2H_UnBlk
(0.25~20.00)In
143
Ratio I2/I1
0.07~0.50
144
Ratio I02/I01
0.07~0.50
145
T2h_Cross_Blk
0.00~60.00
146
I_SEF1
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
147
T_SEF1
0.00~60.00
148
I_SEF2
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
149
T_SEF2
0.00~60.00
150
Curve_SEF Inv
1~12
151
I_SEF Inv
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
152
K_SEF Inv
0.05~999.0
153
A_SEF Inv
0.005~200.0
154
B_SEF Inv
0.000~60.00
155
P_SEF Inv
0.005~10.00
156
F_LF LS
45.00~60.00
HZ
157
T_LF LS
0.05~60.00
158
U_LV LS
50.00~110.0
159
T_LV LS
0.10~60.00
160
I_OL LS
0.05~20.00
161
T_OL LS
0.10~60.00
162
dF/dt_LS
1.00~10.00
HZ/S
163
dU/dt_LS
1.00~100.0
V/S
164
T_3P AR1
0.05~60.00
165
T_3P AR2
0.05~60.00
166
T_3P AR3
0.05~60.00
167
T_3P AR4
0.05~60.00
252
Chapter 24 Appendix
168
Times_AR
1.00~4.00
169
T_Reclaim
0.05~60.00
170
T_AR Reset
0.05~60.00
171
T_Max. CB Open
0.05~60.00
172
U_Chk
10.00~120.0
173
I_Chk
(0.00~2.00)In
174
3I02_ VT Fail
(0.05~0.25)In
175
Upe_VT Fail
7.00~20.0
176
Upp_VT Fail
10.00~30.0
177
Upe_VT Normal
40.00~65.00
178
I_VT Fail
(0.05~0.25)In
179
3I0_CT Fail
(0.05~2.00)In
180
T_CB POS
0.10~60.00
181
T_DS POS
0.10~60.00
182
T_ES POS
0.10~60.00
183
T_CB Faulty
0.10~60.00
184
Ratio_Mea CT
0.001~7.00
185
Ratio_VT
0.01~2.00
Table7-4 Definition of control word Ctr Word 1
Bit
C1 2H_Blk On
C2 2H_Blk On
OCInv 2H_Blk On
EF1 2H_Blk On
11
EF2 2H_Blk On
13
EFInv 2H_Blk On
14
EF Chk I2/I1
EF Chk I02/I01
Bit
SOTF Off
SOTF On
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
3I0 Measured
3I0 Calculated
Not used
Not used
253
Chapter 24 Appendix
Bit
3Ph V Connect
1Ph V Connect
10
Isolate/Resist
Solid earthed
11
12
Not used
Not used
13
CT Fail Off
CT Fail On
14
Not used
Not used
15
VT Fail Off
VT Fail On
Bit
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
dF(dU)/dt Off
dF(dU)/dt On
OL LS Chk V Off
OL LS Chk V On
Not used
Not used
Not used
Not used
14
Interlock Off
Interlock On
15
NR SetGrp Switch
BI SetGrp Switch
254
Bit
OC1 Alarm
OC1 Trip
OC Inv Alarm
OC Inv Trip
EF1 Alarm
EF1 Trip
EF Inv Alarm
EF Inv Trip
SEF1 Alarm
SEF1 Trip
SEF2 Alarm
SEF2 Trip
Not used
Not used
Not used
Not used
Not used
Not used
10
Not used
Not used
11
Not used
Not used
12
Not used
Not used
13
CB Faulty Off
CB Faulty On
14
DS Faulty Off
DS Faulty On
15
ES Faulty Off
ES Faulty On
Chapter 24 Appendix
Bit
OC1 Init AR
Off
OC2 Init AR
Off
OC Inv Init AR
Off
EF1 Init AR
Off
EF2 Init AR
Off
EF Inv Init AR
Off
SEF1 Init AR
Off
SEF2 Init AR
Off
Off
Not used
Not used
10
Not used
Not used
11
Not used
Not used
12~14
Not used
Not used
15
3P Fault Init AR
3P Fault Blk AR
Bit
Off
OC1&2 Trip
Off
OC Inv Trip
Off
EF1&2 Trip
Off
EF Inv Trip
Off
SEF1&2 Trip
Off
Not used
Not used
10
Off
Load SHED
11
Not used
Not used
12
Not used
Not used
13
Not used
Not used
14
Not used
Not used
Note: BO2 Ctr Word, BO3 Ctr Word, BO4 Ctr Word, BO5 Ctr Word, BO6 Ctr Word , BO7 Ctr
Word ,BO8 Ctr Wordare defined the same as BO1 Ctr Word. Different outputs can be distributed
to different protections. Once a protection is designated to drive BO1, it will initiate CBF function.
1.5
255
Chapter 24 Appendix
Description
Function
Func_OC1
Func_OC2
Func_OC Inv
Func_EF1
Func_EF2
Func_EF Inv
Func_SEF1
Func_SEF2
Func_SEF Inv
256
Description
Scope
Unit
Ctr Word 1
0000~FFFF
Ctr Word 2
0000~FFFF
Ctr Word 3
0000~FFFF
Ctr Word 4
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
I_OC1
(0.05~20.00)In
T_OC1
0.00~60.00
I_OC2
(0.05~20.00)In
T_OC2
0.00~60.00
I_OC Inv
(0.05~20.00)In
AK_OC Inv
0.001~1000
P_OC Inv
0.01~10.00
BK_OC Inv
0.000~60.00
3I0_EF1
(0.05~20.00)In
T_EF1
0.00~60.00
3I0_EF2
(0.05~20.00)In
T_EF2
0.00~60.00
3I0_EF Inv
(0.05~20.00)In
AK_EF Inv
0.001~1000
P_EF Inv
0.01~10.00
BK_EF Inv
0.000~60.00
I_2H_UnBlk
(0.25~20.00)In
3I0_2H_UnBlk
(0.25~20.00)In
Note
In=1A or 5A
Chapter 24 Appendix
NO.
Description
Scope
Unit
Ratio I2/I1
0.07~0.50
Ratio I02/I01
0.07~0.50
T2h_Cross_Blk
0.00~60.00
I_SEF1
0.005~1.00(SEF)
Note
(0.05~20.00)In(Normal)
T_SEF1
0.00~60.00
I_SEF2
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
T_SEF2
0.00~60.00
I_SEF Inv
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
AK_SEF Inv
0.001~1000
P_SEF Inv
0.01~10.00
BK_SEF Inv
0.000~60.00
3I0_CT Fail
(0.05~2.00)In
T_CB POS
0.10~60.00
T_DS POS
0.10~60.00
T_ES POS
0.10~60.00
Ratio_Mea CT
0.001~7.00
Ratio_VT
0.01~2.00
Table 183 Definition of control word Ctr Word 1
Bit
0~1
Not used
Not used
C1 2H_Blk On
3~4
Not used
Not used
C2 2H_Blk On
Not used
Not used
OCInv 2H_Blk On
Not used
Not used
EF1 2H_Blk On
10
Not used
Not used
11
EF2 2H_Blk On
12
Not used
Not used
13
EFInv 2H_Blk On
14
EF Chk I2/I1
EF Chk I02/I01
15
Not used
Not used
257
Chapter 24 Appendix
Bit
SOTF Off
SOTF On
1~6
Not used
Not used
3I0 Measured
3I0 Calculated
8~10
Not used
Not used
11
12
Not used
Not used
13
CT Fail Off
CT Fail On
14~15
Not used
Not used
0~13
Not used
Not used
14
Interlock Off
Interlock On
15
NR SetGrp Switch
BI SetGrp Switch
OC1 Alarm
OC1 Trip
OC Inv Alarm
OC Inv Trip
EF1 Alarm
EF1 Trip
EF Inv Alarm
EF Inv Trip
SEF1 Alarm
SEF1 Trip
SEF2 Alarm
SEF2 Trip
7~12
Not used
Not used
13
CB Faulty Off
CB Faulty On
14
DS Faulty Off
DS Faulty On
15
ES Faulty Off
ES Faulty On
258
Bit
Off
OC1&2 Trip
Off
OC Inv Trip
Off
EF1&2 Trip
Off
EF Inv Trip
Off
SEF1&2 Trip
Off
Chapter 24 Appendix
Note: BO7 Ctr Word, BO8 Ctr Word, BO9 Ctr Word are defined the same
as BO6 Ctr Word. Different outputs can be distributed to different
protections. Once a protection is designated to drive BO1, it will initiate CBF
function.
1.6
Description
Function
Func_3V01
Func_3V02
Func_UV1
Func_UV2
Func_OV1
Func_OV2
NO.
Description
Scope
Unit
Ctr Word 1
0000~FFFF
Ctr Word 2
0000~FFFF
Ctr Word 3
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
10
0000~FFFF
11
BO8Ctr Word
0000~FFFF
12
0000~FFFF
13
U_3V01
2.00~100.0
14
T_3V01
0.00~60.00
15
U_3V02
2.00~100.0
16
T_3V02
0.00~60.00
17
U_Phase low
10.00~100.0
18
U_Phase up
10.00~100.0
19
U_UV1
5.00~75.0(PE)
10.00~150.0(PP)
20
T_UV1
0.00~120.0
21
U_UV2
5.00~75.0(PE)
Note
259
Chapter 24 Appendix
10.00~150.0(PP)
22
T_UV2
0.00~120.0
23
Dropout_UV
1.01~2.00
24
U_OV1
40.00~100.0(PE)
80.00~200.0(PP)
25
T_OV1
0.00~60.00
26
U_OV2
40.00~100.0(PE)
80.00~200.0(PP)
27
T_OV2
0.00~60.00
28
Dropout_OV
0.90~0.99
29
Upe_VT Fail
7.00~20.0
30
Upp_VT Fail
10.00~30.0
31
Upe_VT Normal
40.00~65.00
32
Ratio_VT
0.01~2.00
Table7-5 Definition of control word Ctr Word 2
Bit
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
3U0 Measured
3U0 Calculated
3Ph V Connect
1Ph V Connect
10
Isolate/Resist
Solid earthed
11
VT Chk CB Off
VT Chk CB On
12
Not used
Not used
13
Not used
Not used
14
Not used
Not used
15
VT Fail Off
VT Fail On
260
Bit
UV Chk CB Off
UV Chk CB On
UV PP
UV PE
OV PP
OV PE
Chapter 24 Appendix
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
Not used
9
10
11
12
Not used
13
14
Not used
Not used
15
NR SetGrp Switch
BI SetGrp Switch
Bit
OC1 Alarm
OC1 Trip
OC Inv Alarm
OC Inv Trip
EF1 Alarm
EF1 Trip
EF Inv Alarm
EF Inv Trip
SEF1 Alarm
SEF1 Trip
SEF2 Alarm
SEF2 Trip
Not used
Not used
Not used
Not used
3V01 Alarm
3V01 Trip
10
3V02 Alarm
3V02 Trip
11
UV1 Alarm
UV1 Trip
12
OV1 Alarm
OV1 Trip
13
Not used
Not used
14
Not used
Not used
15
Not used
Not used
Bit
Off
OC1&2 Trip
Off
OC Inv Trip
Off
EF1&2 Trip
Off
EF Inv Trip
Off
SEF1&2 Trip
261
Chapter 24 Appendix
Off
Off
3V0 Trip
6~10
Not used
Not used
11
Off
OV1 Trip
12
Off
OV2 Trip
13
Off
UV1 Trip
14
Off
UV2 Trip
Note: BO2 Ctr Word, BO3 Ctr Word, BO6 Ctr Word , BO7 Ctr Word are defined the same as
BO1 Ctr Word. Different outputs can be distributed to different protections. Once a protection is
designated to drive BO1, it will initiate CBF function
1.7
Name
Func_OC1
Func_OC2
Func_OC Inv
Func_EF1
Func_EF2
Func_EF Inv
Func_SEF1
Func_SEF2
Func_SEF Inv
262
Function
Func_3V01
Func_3V02
Func_CBF
Func_UV1
Func_UV2
Func_OV1
Func_OV2
Func_UBL
Func_OL
Func_UC
Chapter 24 Appendix
Name
Function
Func_DZ
Description
Scope
Unit
Note
Ctr Word 1
0000~FFFF
Ctr Word 2
0000~FFFF
Ctr Word 3
0000~FFFF
Ctr Word 4
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
I_OC1
(0.05~20.00)In
In=1A or 5A
T_OC1
0.00~60.00
I_OC2
(0.05~20.00)In
T_OC2
0.00~60.00
U_OC_UnBlk
1.00~120.0
I_OC Inv
(0.05~20.00)In
AK_OC Inv
0.001~1000
P_OC Inv
0.01~10.00
BK_OC Inv
0.000~60.00
Angle_OC
0.00~90.00
degree
3I0_EF1
(0.05~20.00)In
T_EF1
0.00~60.00
3I0_EF2
(0.05~20.00)In
T_EF2
0.00~60.00
3I0_EF Inv
(0.05~20.00)In
AK_EF Inv
0.001~1000
P_EF Inv
0.01~10.00
BK_EF Inv
0.000~60.00
Angle_EF
0.00~90.00
degree
Angle_Neg
0.00~90.00
degree
I_2H_UnBlk
(0.25~20.00)In
3I0_2H_UnBlk
(0.25~20.00)In
Ratio I2/I1
0.07~0.50
Ratio I02/I01
0.07~0.50
T2h_Cross_Blk
0.00~60.00
I_SEF1
0.005~1.00(SEF)
Phase to phase
263
Chapter 24 Appendix
NO.
Description
Scope
Unit
(0.05~20.00)In(Normal)
T_SEF1
0.00~60.00
I_SEF2
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
T_SEF2
0.00~60.00
I_SEF Inv
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
AK_SEF Inv
0.001~1000
P_SEF Inv
0.01~10.00
BK_SEF Inv
0.000~60.00
Angle_SEF
0.00~90.00
degree
IsCOS_SEF
0.005~1.00
I_OL Alarm
(0.05~20.00)In
T_OL Alarm
0.10~6000.0
I_OL Trip
(0.05~20.00)In
T_OL Trip
0.10~6000.0
I_UC
(0.05~20.00)In
T_UC
0.100~60.00
T_Inhibition
30.00~6000.0
U_UBL Alarm
0.50~100.0
T_UBL Alarm
0.10~60.00
U_UBL Trip
0.50~100.0
T_UBL Trip
0.00~60.00
U_3V01
2.00~100.0
T_3V01
0.00~60.00
U_3V02
2.00~100.0
T_3V02
0.00~60.00
U_Phase low
10.00~100.0
U_Phase up
10.00~100.0
U_UV1
5.00~75.0(PE)
10.00~150.0(PP)
T_UV1
0.00~120.0
U_UV2
5.00~75.0(PE)
10.00~150.0(PP)
T_UV2
0.00~120.0
Dropout_UV
1.01~2.00
U_OV1
40.00~100.0(PE)
S
V
80.00~200.0(PP)
T_OV1
0.00~60.00
U_OV2
40.00~100.0(PE)
80.00~200.0(PP)
T_OV2
264
0.00~60.00
Note
Chapter 24 Appendix
NO.
Description
Scope
Unit
Dropout_OV
0.90~0.99
I_CBF
(0.05~20.00)In
3I0_CBF
(0.05~20.00)In
3I2_CBF
(0.05~20.00)In
T_CBF1
0.00~60.00
T_CBF2
0.10~60.00
T_Dead Zone
0.00~60.00
I_Chk
(0.00~2.00)In
3I02_ VT Fail
(0.05~0.25)In
Upe_VT Fail
7.00~20.0
Upp_VT Fail
10.00~30.0
Upe_VT Normal
40.00~65.00
I_VT Fail
(0.05~0.25)In
3I0_CT Fail
(0.05~2.00)In
T_CB POS
0.10~60.00
T_DS POS
0.10~60.00
T_ES POS
0.10~60.00
T_CB Faulty
0.10~60.00
Ratio_Mea CT
0.001~7.00
Ratio_VT
0.01~2.00
Note
OC1 Dir On
C1_V Blk On
C1 2H_Blk On
OC2 Dir On
C2 V_Blk On
C2 2H_Blk On
OC Inv Dir On
OCInv 2H_Blk On
EF1 Dir On
EF1 2H_Blk On
10
EF2 Dir On
11
EF2 2H_Blk On
12
EF Inv Dir On
13
EFInv 2H_Blk On
14
EF Chk I2/I1
EF Chk I02/I01
15
EF U2/I2 Dir On
265
Chapter 24 Appendix
Not used
Not used
SEF1 Dir On
SEF2 Dir On
Not used
Not used
Not used
Not used
3I0 Measured
3I0 Calculated
3U0 Measured
3U0 Calculated
3Ph V Connect
1Ph V Connect
10
Isolate/Resist
Solid earthed
11
12
Not used
Not used
13
CT Fail Off
CT Fail On
14
UnBlk Fun_VTFail
Blk Fun_VTFail
15
VT Fail Off
VT Fail On
UV Chk CB Off
UV Chk CB On
UV PP
UV PE
OV PP
OV PE
Not used
Not used
Not used
Not used
CBF Chk CB On
Not used
Not used
Not used
Not used
10
Not used
Not used
11
Not used
Not used
12
Not used
Not used
13
Not used
Not used
14
Interlock Off
Interlock On
15
NR SetGrp Switch
BI SetGrp Switch
266
Chapter 24 Appendix
Bit
OC1 Alarm
OC1 Trip
OC Inv Alarm
OC Inv Trip
EF1 Alarm
EF1 Trip
EF Inv Alarm
EF Inv Trip
SEF1 Alarm
SEF1 Trip
SEF2 Alarm
SEF2 Trip
OL Alarm Off
OL Alarm On
UBL Alarm On
3V01 Alarm
3V01 Trip
10
3V02 Alarm
3V02 Trip
11
UV1 Alarm
UV1 Trip
12
OV1 Alarm
OV1 Trip
13
CB Faulty Off
CB Faulty On
14
DS Faulty Off
DS Faulty On
15
ES Faulty Off
ES Faulty On
Off
OC1&2 Trip
Off
OC Inv Trip
Off
EF1&2 Trip
Off
EF Inv Trip
Off
SEF1&2 Trip
Off
Off
OL Trip
Off
UC
Off
UV Trip
Off
OL Trip
10
Off
OV1 Trip
11
Off
OV2 Trip
12
Off
UV1 Trip
13
Off
UV2 Trip
Note: BO2 Ctr Word, BO3 Ctr Word, BO6 Ctr Word , BO7 Ctr Word ,
BO9 Ctr Word are defined the same as BO1 Ctr Word. Different outputs
can be distributed to different protections. Once a protection is designated to
drive BO1, it will initiate CBF function.
267
Chapter 24 Appendix
1.8
Description
Function
Func_OC1
Func_OC2
Func_OC Inv
Func_EF1
Func_EF2
Func_EF Inv
Func_SEF1
Func_SEF2
Func_SEF Inv
Func_3V01
Func_3V01
Func_CBF
Func_UV1
Func_UV2
Func_OV1
Func_OV2
Func_UBL
Func_OL
Func_UC
Func_DZ
NO.
Description
Scope
Ctr Word 1
0000~FFFF
Ctr Word 2
0000~FFFF
Ctr Word 3
0000~FFFF
Ctr Word 4
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
0000~FFFF
268
Unit
Note
Chapter 24 Appendix
10
0000~FFFF
11
I_OC1
(0.05~20.00)In
12
T_OC1
0.00~60.00
13
I_OC2
(0.05~20.00)In
14
T_OC2
0.00~60.00
15
U_OC_UnBlk
1.00~120.0
16
Curve_OC Inv
1~12
17
I_OC Inv
(0.05~20.00)In
18
K_OC Inv
0.05~999.0
19
A_OC Inv
0.005~200.0
20
B_OC Inv
0.000~60.00
21
P_OC Inv
0.005~10.00
22
Angle_OC
0.00~90.00
degree
23
3I0_EF1
(0.05~20.00)In
24
T_EF1
0.00~60.00
25
3I0_EF2
(0.05~20.00)In
26
T_EF2
0.00~60.00
27
Curve_EF Inv
1~12
28
3I0_EF Inv
(0.05~20.00)In
29
K_EF Inv
0.05~999.0
30
A_EF Inv
0.005~200.0
31
B_EF Inv
0.000~60.00
32
P_EF Inv
0.005~10.00
33
Angle_EF
0.00~90.00
degree
34
Angle_Neg
0.00~90.00
degree
35
I_2H_UnBlk
(0.25~20.00)In
36
3I0_2H_UnBlk
(0.25~20.00)In
37
Ratio I2/I1
0.07~0.50
38
Ratio I02/I01
0.07~0.50
39
T2h_Cross_Blk
0.00~60.00
40
I_SEF1
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
41
T_SEF1
0.00~60.00
42
I_SEF2
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
43
T_SEF2
0.00~60.00
44
Curve_SEF Inv
1~12
45
I_SEF Inv
0.005~1.00(SEF)
(0.05~20.00)In(Normal)
46
K_SEF Inv
0.05~999.0
47
A_SEF Inv
0.005~200.0
48
B_SEF Inv
0.000~60.00
49
P_SEF Inv
0.005~10.00
In=1A or 5A
Phase to phase
Refer to table 7.3.4
269
Chapter 24 Appendix
50
Angle_SEF
0.00~90.00
degree
51
IsCOS_SEF
0.005~1.00
52
U_3V0_SEF
2.00~100.0
53
I_OL_Alarm
(0.05~20.00)In
54
T_ OL_Alarm
0.100~6000.0
55
I_OL_Trip
(0.05~20.00)In
56
T_ OL_Trip
0.100~6000.0
57
I_UC
(0.05~20.00)In
58
T_UC
0.100~60.0
59
T_Inhibition
30.000~6000.0
60
I_UBL_Alarm
0.050~20.00
61
T_UBL_Alarm
0.100~60.00
62
I_UBL_Trip
0.050~20.00
63
T_UBL_Trip
0.100~60.00
64
U_3V01
2.00~100.0
65
T_3V01
0.00~60.00
66
U_3V02
2.00~100.0
67
T_3V02
0.00~60.00
68
U_Phase low
10.00~100.0
69
U_Phase up
10.00~100.0
70
U_UV1
5.00~75.0(PE)
10.00~150.0(PP)
71
T_UV1
0.00~120.0
72
U_UV2
5.00~75.0(PE)
10.00~150.0(PP)
73
T_UV2
0.00~120.0
74
Dropout_UV
1.01~2.00
75
U_OV1
40.00~100.0(PE)
80.00~200.0(PP)
76
T_OV1
0.00~60.00
77
U_OV2
40.00~100.0(PE)
80.00~200.0(PP)
78
T_OV2
0.00~60.00
79
Dropout_OV
0.90~0.99
80
I_CBF
(0.05~20.00)In
81
3I0_CBF
(0.05~20.00)In
82
3I2_CBF
(0.05~20.00)In
83
T_CBF1
0.00~60.00
84
T_CBF2
0.10~60.00
85
T_Dead Zone
0.00~60.00
86
I_Chk
(0.00~2.00)In
87
3I02_ VT Fail
(0.05~0.25)In
88
Upe_VT Fail
7.00~20.0
270
Chapter 24 Appendix
89
Upp_VT Fail
10.00~30.0
90
Upe_VT Normal
40.00~65.00
91
I_VT Fail
(0.05~0.25)In
92
3I0_CT Fail
(0.05~2.00)In
93
T_CB POS
0.10~60.00
94
T_DS POS
0.10~60.00
95
T_ES POS
0.10~60.00
96
T_CB Faulty
0.10~60.00
97
Ratio_Mea CT
0.001~7.00
98
Ratio_VT
0.01~2.00
Table7-4 Definition of control word Ctr Word 1
Bit
OC1 Dir On
C1_V Blk On
C1 2H_Blk On
OC2 Dir On
C2 V_Blk On
C2 2H_Blk On
OC Inv Dir On
OCInv 2H_Blk On
EF1 Dir On
EF1 2H_Blk On
10
EF2 Dir On
11
EF2 2H_Blk On
12
EF Inv Dir On
13
EFInv 2H_Blk On
14
EF Chk I2/I1
EF Chk I02/I01
15
EF U2/I2 Dir On
Bit
Not used
Not used
SEF1 Dir On
SEF2 Dir On
Not used
Not used
Not used
Not used
3I0 Measured
3I0 Calculated
271
Chapter 24 Appendix
Bit
3U0 Measured
3U0 Calculated
3Ph V Connect
1Ph V Connect
10
Isolate/Resist
Solid earthed
11
12
Not used
Not used
13
CT Fail Off
CT Fail On
14
UnBlk Fun_VTFail
Blk Fun_VTFail
15
VT Fail Off
VT Fail On
Bit
UV Chk CB Off
UV Chk CB On
UV PP
UV PE
OV PP
OV PE
Not used
Not used
Not used
Not used
CBF Chk CB On
Not used
9
10
11
Not used
12
13
14
Interlock Off
Interlock On
15
NR SetGrp Switch
BI SetGrp Switch
272
Bit
OC1 Alarm
OC1 Trip
OC Inv Alarm
OC Inv Trip
EF1 Alarm
EF1 Trip
EF Inv Alarm
EF Inv Trip
SEF1 Alarm
SEF1 Trip
SEF2 Alarm
SEF2 Trip
OL Alarm Off
OL Alarm On
UBL Alarm On
Chapter 24 Appendix
3V01 Alarm
3V01 Trip
10
3V01 Alarm
3V01 Trip
11
UV1 Alarm
UV1 Trip
12
OV1 Alarm
OV1 Trip
13
CB Faulty Off
CB Faulty On
14
DS Faulty Off
DS Faulty On
15
ES Faulty Off
ES Faulty On
Bit
Off
OC1&2 Trip
Off
OC Inv Trip
Off
EF1&2 Trip
Off
EF Inv Trip
Off
SEF1&2 Trip
Off
Off
3V0 Trip
Off
UC
Off
UBL Trip
Off
OL Trip
10
Off
OV1 Trip
11
Off
OV2 Trip
12
Off
UV1 Trip
13
Off
UV2 Trip
14
Note: BO2 Ctr Word, BO3 Ctr Word, BO6 Ctr Word , BO7 Ctr Word are defined the same as
BO1 Ctr Word. Different outputs can be distributed to different protections. Once a protection is
designated to drive BO1, it will initiate CBF function.
273
Chapter 24 Appendix
274
Chapter 24 Appendix
2.1
No.
Description
Startup
Protection startup
OC1 Trip
OC2 Trip
OC Inv Trip
EF1 Trip
EF2 Trip
EF Inv Trip
Inrush Blk
9
10
11
NSOC1 Trip
NSOC2 Trip
NSOC Inv Trip
12
SEF1 Trip
13
SEF2 Trip
14
15
3V01 Trip
16
3V02 Trip
17
UV1 Trip
18
UV2 Trip
19
OV1 Trip
20
OV2 Trip
21
Therm OL Trip
22
LF LS Trip
23
LV LS Trip
24
OL LS Trip
25
1st Reclose
26
2nd Reclose
27
3rd Reclose
28
4th Reclose
29
AR in progress
30
Syn Request
Synchronization check
275
Chapter 24 Appendix
No.
Description
31
Syn Ok
32
AR Success
AR successful
33
Syn Failure
34
AR Failure
AR unsuccessful
35
36
37
38
CBF Initiate
39
CBF1 Trip
40
CBF2 Trip
41
42
OC Startup
43
OC Startup Back
No.
Description
Startup
Protection startup
OC1 Trip
OC2 Trip
OC Inv Trip
EF1 Trip
EF2 Trip
EF Inv Trip
Inrush Blk
SEF1 Trip
10
SEF2 Trip
11
command
12
OC Startup
13
OC Startup Back
No.
Description
Startup
Protection startup
OC1 Trip
OC2 Trip
OC Inv Trip
EF1 Trip
EF2 Trip
EF Inv Trip
276
Chapter 24 Appendix
No.
Description
Inrush Blk
SEF1 Trip
10
SEF2 Trip
11
12
3V01 Trip
13
3V02 Trip
14
UV1 Trip
15
UV2 Trip
16
OV1 Trip
17
OV2 Trip
18
UBL Trip
19
OL Initiate
20
UC Trip
21
CBF Initiate
22
CBF1 Trip
23
CBF2 Trip
24
25
OC Startup
26
OC Startup Back
2.2
Alarm I is severe alarm. When alarm I happens, the alarm LED on the
front panel of the IED will flash, all of protection function will be out of
service and the trip power of protection will be blocked by the IED.
Alarm II is other alarm. When alarm II happens, the alarm LED on the
front panel of the IED will flash (except BI Set SetGr2 and BI Set
SetGr1), and will not block the trip power of protection.
Table 198 Alarm I list
No.
Description
AD Error
AD is abnormal
BO Abnormal
EPROM Error
EPROM is abnormal
Flash Error
Flash is abnormal
Invalid SetGr
277
Chapter 24 Appendix
No.
Description
RAM Error
RAM is abnormal
Zero Offset
No.
Description
Displacement voltage protection stage 1 issues an alarm
3V01 Alarm
3V02 Alarm
BI Set SetGr1
BI Set SetGr2
CB Faulty
CB Not Ready
CT Fail
10
DS Faulty
11
EF Inv Alarm
12
EF1 Alarm
13
ES Faulty
14
File ERR
15
Frequency Differ
16
GOO_A_CFG_ERR
17
GOO_A_COMMU_ERR
18
GOO_B_CFG_ERR
19
GOO_B_COMMU_ERR
20
21
22
NSOC1 Alarm
23
OC Inv Alarm
24
OC1 Alarm
25
OV1 Alarm
26
PhA Grounded
Phase A is grounded
278
signal
Displacement voltage protection stage 2 issues an alarm
signal
Chapter 24 Appendix
No.
Description
27
PhB Grounded
Phase B is grounded
28
PhC Grounded
Phase C is grounded
29
30
SEF1 Alarm
31
SEF2 Alarm
32
Therm OL Alarm
33
Trip Fail
34
UV1 Alarm
35
V1P VT Fail
36
VT Fail
No.
Description
BI Set SetGr1
BI Set SetGr2
CB Faulty
CT Fail
DS Faulty
EF Inv Alarm
EF1 Alarm
10
ES Faulty
11
File ERR
12
Frequency Differ
13
GOO_A_CFG_ERR
14
GOO_A_COMMU_ERR
15
GOO_B_CFG_ERR
16
GOO_B_COMMU_ERR
17
18
OC Inv Alarm
19
OC1 Alarm
20
279
Chapter 24 Appendix
21
SEF1 Alarm
22
SEF2 Alarm
23
Trip Fail
No.
Description
Displacement voltage protection stage 1 issues an alarm
3V01 Alarm
3V02 Alarm
BI Set SetGr1
BI Set SetGr2
CB Faulty
CT Fail
DS Faulty
10
EF Inv Alarm
11
EF1 Alarm
12
ES Faulty
13
File ERR
14
Frequency Differ
15
GOO_A_CFG_ERR
16
GOO_A_COMMU_ERR
17
GOO_B_CFG_ERR
18
GOO_B_COMMU_ERR
19
20
Inhibit close
21
OC Inv Alarm
22
OC1 Alarm
23
OL Alarm
24
OV1 Alarm
25
PhA Grounded
Phase A is grounded
26
PhB Grounded
Phase B is grounded
27
PhC Grounded
Phase C is grounded
28
280
signal
Displacement voltage protection stage 2 issues an alarm
signal
Chapter 24 Appendix
No.
Description
alarm signal
Sensitive earth fault protection stage 1 issues an alarm
29
SEF1 Alarm
30
SEF2 Alarm
31
Trip Fail
32
UBL Alarm
33
UV1 Alarm
34
V1p VT Fail
35
VT Fail
signal
Sensitive earth fault protection stage 2 issues an alarm
signal
281
Chapter 24 Appendix
Typical connection
IA
I03
I04
IB
I05
I06
IC
I07
I08
IN
Figure 70 Application of feeder protection to measure three phase and earth currents
282
Chapter 24 Appendix
A
B
C
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM2
I01
I02
IA
I03
I04
IB
I05
I06
IC
I07
I08
IN
Figure 71 Application of feeder protection to measure three phase and earth currents and
three phase voltages (bus side)
283
Chapter 24 Appendix
A
B
C
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM2
U01
U02
U03
U04
UA
UB
UC
UN
Figure 72 Application of feeder protection to measure three phase and earth currents and
three phase voltages (line side)
284
Chapter 24 Appendix
A
B
C
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM2
I01
I02
IA
I03
I04
IB
I05
I06
IC
I07
I08
IN
Figure 73 Application of feeder protection to measure three phase and earth currents and
single phase voltage (Ph-Ph) (bus side)
285
Chapter 24 Appendix
A
B
C
AIM2
U01
UA
UB
UC
U02
U03
U04
UN
AIM2
I01
I02
IA
I03
I04
IB
I05
I06
IC
I07
I08
IN
Figure 74 Application of feeder protection to measure three phase and earth currents and
single phase voltage (Ph-E) (bus side)
286
Chapter 24 Appendix
A
B
C
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM1
I01
I1
I02
Figure 75 Application of feeder protection to measure three phase currents, earth current,
and sensitive earth current
287
Chapter 24 Appendix
A
B
C
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM1
*
I01
I1
I02
Figure 76 Application of feeder protection to measure three phase currents, earth current
and sensitive earth current, and three phase voltages (bus side)
288
Chapter 24 Appendix
A
B
C
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM1
*
I01
I1
I02
Figure 77 Application of feeder protection to measure three phase currents, earth current
and sensitive earth current, and three phase voltages (line side)
289
Chapter 24 Appendix
A
B
C
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM1
*
I01
I1
I02
Figure 78 Application of feeder protection to measure three phase currents, earth current
and sensitive earth current, and single phase voltage (Ph-Ph) (bus side)
290
Chapter 24 Appendix
A
B
C
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM1
*
I01
I1
I02
Figure 79 Application of feeder protection to measure three phase currents, earth current,
and sensitive earth current, and single phase voltage (Ph-E) (bus side)
291
Chapter 24 Appendix
B. For transformer backup protection
A
B
C
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM1
*
I01
I02
I1
292
Chapter 24 Appendix
A
B
C
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM1
*
I01
I02
I1
293
Chapter 24 Appendix
A
B
C
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM1
*
I01
I02
I1
294
Chapter 24 Appendix
A
B
C
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM1
*
I01
I02
I1
295
Chapter 24 Appendix
A
B
C
AIM2
U01
UA
UB
UC
UN
U02
U03
U04
AIM2
I01
IA
I02
I03
IB
I04
I05
IC
I06
I07
IN
I08
AIM1
*
I01
I02
I1
296
Chapter 24 Appendix
C. For synch-check function
A
B
C
A
B
C
AIM2
U05
U4
U06
U01
U02
U03
U04
UA
UB
UC
UN
297
Chapter 24 Appendix
A
B
C
AIM2
U05
U4
U06
U01
UA
UB
UC
UN
U02
U03
U04
AIM2
I01
I02
IA
I03
I04
IB
I05
I06
IC
I07
I08
IN
298
Chapter 24 Appendix
D. For capacitor bank protection
A
B
C
AIM1
Capacitor bank
I03
IC1
I04
I05
IC2
I06
I07
IC3
I08
Figure 87 Typical connection for capacitor bank unbalanced current protection with three
current inputs
A
B
C
AIM1
Capacitor bank
U03
U04
UC1
U05
U06
UC2
U07
U08
UC3
Figure 88 Typical connection for capacitor bank unbalanced voltage protection with three
voltage inputs
299
Chapter 24 Appendix
A
B
C
AIM1
Capacitor bank
I03
IC1
I04
*
I05
IC2
I06
I07
IC3
I08
Figure 89 Typical connection for capacitor bank unbalanced current protection with one
current input
A
B
C
AIM1
Capacitor bank
U03
U04
UC1
U05
U06
UC2
U07
U08
UC3
Figure 90 Typical connection for capacitor bank unbalanced voltage protection with one
voltage input
300
Chapter 24 Appendix
A
B
C
A
B
C
I1
I1
I2
I3
I1
U1
bank
A
B
C
A
B
C
I1
U1
Figure 93 Neutral current protection for
ungrounded split-Wye capacitor bank
Figure 96 Neutral voltage unbalanced
detection for ungrounded split-Wye
capacitor bank
301
Chapter 24 Appendix
A
B
C
A
B
C
U1
U1
A
B
C
A
B
C
U1
U2
U3
U1
302
Chapter 24 Appendix
E. For Load shedding function
CSC-211
CSC-211
CSC-211
CSC-211
CSC-211
303
Chapter 24 Appendix
4.1
Curves No.
4.2
IDMTL Curves
Parameter A
Parameter P
Parameter B
IEC INV.
0.14
0.02
13.5
1.0
80.0
2.0
120.0
1.0
ANSI INV.
8.9341
2.0938
0.17966
0.2663
1.2969
0.03393
5.6143
2.18592
ANSI
INV.
0.0103
0.02
0.0228
3.922
2.0
0.0982
10
5.64
2.0
0.02434
11
0.4797
1.5625
0.21359
MODERATELY
Equation 11
304
Chapter 24 Appendix
where:
A: Time factor for inverse time stage
B: Delay time for inverse time stage
P: index for inverse time stage
T: Set time multiplier for step n
4.3
305
Chapter 24 Appendix
The typical 11 curves where K=0.025 is shown in the following figure:
0.1
Time in Seconds
IEC INV.
IEC VERY INV.
IEC EXTE INV.
IEC LONG INV.
ANSI INV.
ANSI SHORT INV.
ANSI LONG INV.
ANSI MODE INV.
0.01
0.001
0.0001
1
10
100
Id/I_Inv
306
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the IEC INV. Curve in the
following figure:
Time in Seconds
K=0.025
K=0.2
K=0.5
K=1.0
K=1.25
0.1
0.01
1
10
100
I/Is
307
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the IEC VERY INV. Curve in
the following figure:
Time in Seconds
K=0.025
K=0.2
0.1
K=0.5
K=1
K=1.5
0.01
0.001
1
10
I/Is
308
100
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the IEC EXTREMELY INV.
Curve in the following figure:
Time in Seconds
K=0.025
K=0.2
0.1
K=0.5
K=1
K=1.5
0.01
0.001
1
10
100
I/Is
309
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the IEC LONG INV. Curve in
the following figure:
Time in Seconds
K=0.025
K=0.2
K=0.5
K=1
K=1.5
0.1
0.01
1
10
I/Is
310
100
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the ASNI INV. Curve in the
following figure:
Time in Seconds
K=0.025
0.1
K=0.2
K=0.5
K=1
K=1.5
0.01
0.001
1
10
100
I/Is
311
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the ANSI SHOTR INV. Curve
in the following figure:
Time in Seconds
0.1
K=0.025
K=0.2
K=0.5
K=1
K=1.5
0.01
0.001
1
0.0001
10
100
I/Is
Figure 108 Typical ANSI SHORT INV. Curves
312
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the ANSI LONG INV. Curve in
the following figure:
Time in Seconds
K=0.025
K=0.2
K=0.5
K=1
K=1.5
0.1
0.01
1
10
100
I/Is
313
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the ANSI MODETATELY INV.
Curve in the following figure:
Time in Seconds
K=0.025
0.1
K=0.2
K=0.5
K=1
K=1.5
0.01
0.001
1
10
I/Is
314
100
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the ANSIVERY INV. Curve in
the following figure:
Time in Seconds
K=0.025
0.1
K=0.2
K=0.5
K=1
K=1.5
0.01
0.001
1
10
100
I/Is
315
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the ANSI EXTREMELY INV.
Curve in the following figure:
Time in Seconds
0.1
K=0.025
K=0.2
K=0.5
K=1
0.01
K=1.5
0.001
1
0.0001
10
I/Is
316
100
Chapter 24 Appendix
Where K=0.025, K=0.2, K=0.5, K=1 and K=1.5 the ANSI DEFINITE INV.
Curve in the following figure:
Time in Seconds
K=0.025
0.1
K=0.2
K=0.5
K=1
K=1.5
0.01
0.001
1
10
100
I/Is
CT Requirement
5.1
Overview
317
Chapter 24 Appendix
In practice, the conventional magnetic- core current transformer (hereinafter
as referred CT) is not able to transform the current signal accurately in whole
fault period of all possible faults because of manufactured cost and
installation space limited. CT Saturation will cause distortion of the current
signal and can result in a failure to operate or cause unwanted operations of
some functions. Although more and more protection IEDs have been
designed to permit CT saturation with maintained correct operation, the
performance of protection IED is still depended on the correct selection of CT.
5.2
318
Chapter 24 Appendix
transient duty cycle. Remanent flux not to exceed 10% of the saturation
flux..
Class TPZ CT
Accuracy limit defined by peak instantaneous alternating current
component error during single energization with maximum d.c. offset at
specified secondary loop time constant. No requirements for d.c.
component error limit. Remanent flux to be practically negligible.
TPE class CT (TPE represents transient protection and electronic type
CT)
5.3
Description
Esl
Eal
Ek
Uk
Kalf
Kssc
Kssc
Kssc
Kpcf
Ks
Kx
Dimensioning factor
Ktd
Ipn
Isn
Ipsc
Ipcf
Isscmax
Rct
Rb
Rb
Rs
Rlead
Zbn
319
Chapter 24 Appendix
Zb
Tp
Ts
5.4
5.4.1
To reduce the influence of transient state, Kalf, Accuracy limit factor of CT,
should be larger than the following requirement
5.4.2
320
CT class
Chapter 24 Appendix
The selected CT should guarantee that the error is within the required
accuracy limit at steady symmetric short circuit current. The influence of short
circuit current DC component and remanence should be considered, based
on extent of system transient influence, protection function characteristic,
consequence of transient saturation and actual operating experience. To fulfill
the requirement on a specified time to saturation, the rated equivalent
secondary e.m.f of CTs must higher than the required maximum equivalent
secondary e.m.f that is calculated based on actual application.
For the CTs applied to transmission line protection, transformer differential
protection with 330kV voltage level and above, and 300MW and above
generator-transformer set differential protection, the power system time
constant is so large that the CT is easy to saturate severely due to system
transient state. To prevent the CT from saturation at actual duty cycle, TP
class CT is preferred.
For TPS class CT, Eal (rated equivalent secondary limiting e.m.f) is generally
determined as follows:
Where
Ks: Specified transient factor
Kssc: Rated symmetrical short-circuit current factor
For TPX, TPY and TPZ class CT, Eal (rated equivalent secondary limiting
e.m.f) is generally determined as follows:
Where
Ktd: Rated transient dimensioning factor
Considering at short circuit current with 100% offset
For C-t-O duty cycle,
Chapter 24 Appendix
tfr: duration between two duty cycle;
For the CTs applied to 110 - 220kV voltage level transmission line protection,
110 - 220kV voltage level transformer differential protection, 100-200MW
generator-transformer set differential protection, and large capacity motor
differential protection, the influence of system transient state to CT is so less
that the CT selection is based on system steady fault state mainly, and leave
proper margin to tolerate the negative effect of possible transient state.
Therefore, P, PR, PX class CT can be always applied.
For P class and PR class CT, Esl (the rated secondary limited e.m.f) is
generally determined as follows:
5.4.3
Accuracy class
The CT accuracy class should guarantee that the protection relay applied is
able to operate correctly even at a very sensitive setting, e.g. for a sensitive
residual overcurrent protection. Generally, the current transformer should
have an accuracy class, which have an current error at rated primary current,
that is less than 1% (e.g. class 5P).
If current transformers with less accuracy are used it is advisable to check the
actual unwanted residual current during the commissioning.
5.4.4
Ratio of CT
The current transformer ratio is mainly selected based on power system data
like e.g. maximum load. However, it should be verified that the current to the
protection is higher than the minimum operating value for all faults that are to
be detected with the selected CT ratio. The minimum operating current is
different for different functions and settable normally. So each function should
be checked separately.
322
Chapter 24 Appendix
5.4.5
5.4.6
Secondary burden
Too high flux will result in CT saturation. The secondary e.m.f is directly
proportional to linked flux. To feed rated secondary current, CT need to
generate enough secondary e.m.f to feed the secondary burden.
Consequently, Higher secondary burden, need Higher secondary e.m.f, and
then closer to saturation. So the actual secondary burden Rb must be less
than the rated secondary burden Rb of applied CT, presented
Rb > Rb
The CT actual secondary burden Rb consists of wiring loop resistance Rlead
and the actual relay burdens Zb in whole secondary circuit, which is
calculated by following equation
Rb = Rlead + Zb
The rated relay burden, Zbn, is calculated as below:
Where
Sr: the burden of IED current input channel per phase, in VA;
For earth faults, the loop includes both phase and neutral wire, normally twice
the resistance of the single secondary wire. For three-phase faults the neutral
current is zero and it is just necessary to consider the resistance up to the
point where the phase wires are connected to the common neutral wire. The
most common practice is to use four wires secondary cables so it normally is
sufficient to consider just a single secondary wire for the three-phase case.
In isolated or high impedance earthed systems the phase-to-earth fault is not
the considered dimensioning case and therefore the resistance of the single
secondary wire always can be used in the calculation, for this case.
5.5
Chapter 24 Appendix
to saturate.
5.5.1
Where
Where
Ktd: Recommended transient dimensioning factor for verification, 1.2
recommended
For P Class and PR class CT,
Kalf should be satisfied following requirement:
Where
324
Chapter 24 Appendix
Where
Ks: Specified transient factor, 2 recommended
For PX class CT,
Ek should be verified based on below equation.
Where
Ks: Specified transient factor, 2 recommended
5.5.2
Where
Where
Ktd: Recommended transient dimensioning factor for verification, 1.2
recommended
For P Class and PR class CT,
Kalf should be satisfied following requirement:
Where
Chapter 24 Appendix
Esl can be verified as below:
Where
Ks: Specified transient factor, 2 recommended
For PX class CT,
Ek should be verified based on below equation.
Where
Ks: Specified transient factor, 2 recommended
326