Sunteți pe pagina 1din 37

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT.

OF ELECTRONICS & COMMUNICATION


ENGG.

BUDDHA INSTITUTE OF TECHNOLOGY


DEPARTMENT OF ELECTRONICS & COMMUNICATION
ENGG.
LAB MANUAL

Semester : FOURTH
Sub Code : EEC 451
Subject : Electronics engg. Lab-II

Electronics Lab-II Manual

4th sem

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

INDEX
Sl.
#

Experiment / Program

Page
#

1.

MEASUREMENT OF OP-AMP PARAMETERS

2.

APPLICATIONS OF OP-AMP AS INTEGRATOR,


DIFFERENTIATOR, SUMMER AND DIFFERENCE AMPLIFIER.
FIELD EFFECT TRANSISTOR-SINGLE STAGE COMMON
SOURCE FET AMPLIFIER-PLOT FREQUENCY RESPONSE,
MEASUREMENT OF BAND- WIDTH AND INPUT
IMPEDANCE.
BIPOLAR TRANSISTORS- DESIGN OF SINGLE STAGE RC
COUPLED AMPLIFIER- PLOT FREQUENCY RESPONSE,
MEASUREMENT OF BAND- WIDTH AND INPUT
IMPEDANCE.
TWO STAGE AMPLIFIER- PLOT FREQUENCY RESPONSE,
MEASUREMENT OF BAND-WIDTH.
COMMAN COLLECTOR CONFIGURATION- EMITTER
FOLLOWER (USING DARLINGTON PAIR) GAIN AND INPUT
IMPEDANCE MEASUREMENT
POWER AMPLIFIERS- PUSH-PULL AMPLIFIER IN CLASS
AB MODE OF OPERATION- MEASUREMENT OF GAIN.
DIFFERENTIAL AMPLIFIER-IMPLEMENTATION OF
TRANSISTOR DIFFERENTIAL AMPLIFIER.
CHARACTERISTICS OF DIFFERENTIAL AMPLIFIER.
TO MEASURE FREQUENCY AND VOLTAGE OF WEIN
BRIDGE OSCILLATOR.
TO MEASURE FREQUENCY AND VOLTAGE OF PHASE
SHIFT OSCILLATOR.

3.

4.

5.
6.

7.
8.

9.
10.

Electronics Lab-II Manual

4th sem

12

16

20
23

26
28

32
35

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO.1
OBJECT: Measurement of OP-AMP parameters.
APPARATUS REQUIRED:
1.OP-AMP Trainer Kit
2.CRO.
3.Function Generator.
4.Multimeter.
5.Patching wires.
THEORY:
The OP-AMP is probably the most widely used and versatile of all modern integrated circuit types.
It can be used in countless applications-amplification, filtering, mathematical functions, audio
applications, signal generation and many others.
The schematic symbol of an OP-AMP is shown in fig. below. Note that dual power supplies are
required. One is positive and other is negative with respect to ground. There is no direct ground
connection.

The dual polarity power supplies are necessary to allow the output to swing in both directions, as
determined by the signals at inputs. Fig. shows that OP-AMP has two inputs. One is marked with
positive sign (+) and is called non inverting input the other is marked with negative sign (-) and is
called inverting input. The output is controlled by the difference between the signals fed to these
two inputs.

Electronics Lab-II Manual

4th sem

Page1

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

If the signal at inverting input is greater than the non inverting input, the output signal will be
negative (assuming that both inputs are of positive polarity).If the signal at inverting input is less
than the non inverting input, the output will be positive. Notice that the signal fed into the inverting
input has its polarity reversed or inverted by the time it reaches the output. The polarity of signal fed
to non inverting input is not inverted.
OP-AMP is thus like a differential amplifier. The difference between the two inputs is amplified.
1. CMRR:
The CMRR or common mode rejection ratio signifies that by what amount the OP-AMP rejects the
common mode signals. CMRR is the ratio between differential gains to the common mode gain.
CMRR=Ad/Ac
For the calculation of CMRR, first the OP-AMP is used in differential mode and the differential
mode gain Ad is calculated, then the OP-AMP is configured into common mode and common mode
gain is calculated. Then CMRR is calculated by taking their ratio.

Circuit diagram for differential mode


The differential gain is given by,
Ad=Voutdiff/Vin

Electronics Lab-II Manual

4th sem

Page2

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

Circuit diagram for common mode


The common mode gain is given by,
Ac=Voutcomm/Vin
Finally CMRR=Ad/Ac
2. SLEW RATE:
Slew rate tells about the rise or fall of output voltage per unit time when the input changes in
stepwise. The slew rate describes the speed of response of OP-AMP to the change in input signal.

Input Square Wave

Electronics Lab-II Manual

4th sem

Page3

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

Output Wave Form


Slew rate is given by,
SR=dv/dt
PROCEDURE:
1. CMRR:
(i) Connect the circuit as shown in fig.
(ii) Give a sine wave 5mvp-p, 1 kHz at the input
(iii) Measure output voltage on C.R.O.
(iv) Calculate differential mode gain.
(v) Connect the circuit in common mode and calculate common mode gain
(vi) Finally calculate CMRR
2. SLEW RATE:
(i) Connect the circuit as shown in fig.
(ii) Give 100mv, 20 kHz square wave as input.
(iii) Observe input and output waveforms on dual trace C.R.O. simultaneously.
(iv) See, the output is not a perfect square wave, rather slightly distorted.
(v) Calculate slew rates.
SR=dv/dt
RESULT:

PRECAUTIONS:
1.Dont touch live terminals directly.
2.All the connections should be right and tight.

Electronics Lab-II Manual

4th sem

Page4

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO-2A
OBJECT :
I) To perform an integration operation using OP-AMP.
APPARATUS REQUIRED:
1. OP-AMP Trainer Kit.
2. C.R.O.
3. Function Generator.
4. Patching Wires.
THEORY:
In an integrator circuit, the input and feedback components are resistor & capacitor respectively. The
virtual ground equivalent circuit shows that an expression for the voltage between input and output
can be divided in the terms of current I, from the input to output.
Xc =1/jc = 1/sC
Where in the Laplace notation. Solving for Vo/Vi yield
I=Vi/R= -Vo/1/sC= -sC Vo
Vo/Vi= -1/sCR
The expression can be written as
Vo= -1/RC Vi(t)dt
The above equation shows that we select value of R=10K and C=.01F then scale factor for given
value is -1/RC=1/ (10K) (.01 F) = -1000
Means the output is steeper ramp voltage. We can change the value of scaling factor by changing the
value of R and C, and observe the waveform for these values.

Circuit Diagram of Integrator

Electronics Lab-II Manual

4th sem

Page5

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

PROCEDURE:
1. Connect the circuit on the OP-AMP trainer kit as shown in figure below.
2. Connect necessary input voltage source (Function Generator) for performing the experiment.
3. Set the input frequency to 500 Hz.
4. Set the output voltage of function generator to the level of 5 V or so.
5. Connect the CRO in the output for observing the output waveform.
6. Change the value of R and C and then observe the output waveform.
RESULT:

PRECAUTIONS:
1.Dont touch live terminals directly.
2.All the connections should be right and tight.

Electronics Lab-II Manual

4th sem

Page6

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

II) To study differentiator using OP-AMP.


APPARATUS REQUIRED:
1.Trainer Kit
2. C.R.O.
3. Function Generator.
4. Patching wires.
THEORY:
The input and feedback components are resistor & capacitor respectively. The
virtual ground equivalent circuit shows that an expression for the voltage between input and output
can be divided in the terms of current I, from the input to output.

Note that this can also be viewed as a high-pass electronic filter. It is a filter with a single zero at
DC (i.e., where = 0) and gain. The high pass characteristics of a differentiating amplifier can lead
to unstable behavior when the circuit is used in an analog servo loop. For this reason the system
function would be re-formulated to use integrators.

PROCEDURE:
1. Connect the circuit on the OP-AMP trainer kit as shown in figure below.
2. Connect necessary input voltage source (Function Generator) for performing the experiment.
3. Set the input frequency to 500 Hz.

Electronics Lab-II Manual

4th sem

Page7

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

4. Set the output voltage of function generator to the level of 5 V or so.


5. Connect the CRO in the output for observing the output waveform.
6. Change the value of R and C and then observe the output waveform.
RESULT:

PRECAUTIONS:
1. Dont touch live terminals directly.
2. All the connections should be right and tight.

Electronics Lab-II Manual

4th sem

Page8

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO- 2B
OBJECT: To perform summing and subtracting operation using OP-AMP.
APPARATUS REQUIRED: 1. OP-AMP Trainer Kit.
2. Multimeter.
3. Patching Wires.
THEORY:
A summing amplifier sums several (weighted) voltages:

When

When

Output is inverted
Input impedance of the nth input is Zn = Rn (V is a virtual ground)

, and Rf independent

Difference amplifier

Summing amplifier

Difference amplifier:

Electronics Lab-II Manual

4th sem

Page9

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

The circuit shown is used for finding the difference of two voltages each multiplied by some
constant (determined by the resistors).
The name "differential amplifier" should not be confused with the "differentiator", also shown on
this page.

Differential Zin (between the two input pins) = R1 + R2 (Note: this is approximate)
For common-mode rejection, anything done to one input must be done to the other. The addition of
a compensation capacitor in parallel with Rf, for instance, must be balanced by an equivalent
capacitor in parallel with Rg.
The "instrumentation amplifier", which is also shown on this page, is another form of differential
amplifier that also provides high input impedance.
Whenever

and

, the differential gain is

and
When
follower:

and

the differential gain is A = 1 and the circuit acts as a differential

PROCEDURE:
1. Connect the circuit on trainer as shown in figure.
2. Connect necessary input voltage source (variable power supply).
3. Set the input voltage V1 to say 3 Volts.
4. Set the input voltage V2 to say 5 Volts.
5. Using a multimeter measure the output voltage as per the equation. If R1, R2 and Rf
are all of same value 10k.Then the output voltage should be 8V as the gain is unity.

Electronics Lab-II Manual

4th sem

Page10

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

RESULT:

PRECAUTIONS:
1.Dont touch live terminals directly.
2.All the connections should be right and tight.

Electronics Lab-II Manual

4th sem

Page11

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO- 3
OBJECT: Single stage common source FET amplifier-plot frequency response, measurement of
band- width and input impedance.
APPARATUS REQUIRED:
1. FET Amplifier Trainer Kit.
2. C.R.O.
3. Function Generator.
4. Patching Wires.
THEORY:
Field Effect Transistors have the advantage over bipolar transistors of having extremely high input
impedance along with a low noise output making them ideal for use in amplifier circuits that have
very small input signals. The design of an amplifier circuit based around a junction field effect
transistor or "JFET", (n-channel FET for) or even a metal oxide silicon FET or "MOSFET" is
exactly the same principle as that for the bipolar transistor circuit used for a Class A amplifier
circuit. Firstly, a suitable quiescent point or "Q-point" needs to be found for the correct biasing of
the JFET amplifier circuit with single amplifier configurations of Common-source (CS), Commondrain (CD) or Source-follower (SF) and the Common-gate (CG) available for most FET devices.
Common Source JFET Amplifier

Electronics Lab-II Manual

4th sem

Page12

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

The N-Channel JFET is a depletion mode device and is normally "ON", a negative gate voltage with
respect to the source is required to modulate or control the drain current. In this example the biasing
is provided from a potential divider network allowing the input signal to produce a voltage fall at the
gate as well as voltage rise at the gate with a sinusoidal signal. The DC gate biasing voltage Vg is
given as:

The input signal, (Vin) of the common source JFET amplifier is applied between the Gate terminal
and the zero volts rail, (0v). With a constant value of gate voltage Vg applied the JFET operates
within its "Ohmic region" acting like a linear resistive device. The drain circuit contains the load
resistor, Rd. The output voltage, Vout is developed across this load resistance. Resistor, Rs is also
used to set the JFET amplifiers "Q-point".
In order to keep the gate-source junction reverse biased, the source voltage, Vs needs to be higher
than the gate voltage, Vg. This source voltage is therefore given as:

Then the Drain current, Id is also equal to the Source current, Is as "No Current" enters the Gate
terminal and this can be given as:

The basic circuit and characteristics of a Common Source JFET Amplifier are very similar to that
of the common emitter amplifier. A DC load line is constructed by joining the two points relating to
the drain current, Id and the supply voltage, Vdd remembering that when Id = 0: ( Vdd = Vds ) and
when Vds = 0: ( Id = Vdd/RL ). The load line is therefore the intersection of the curves at the Qpoint as follows.

Electronics Lab-II Manual

4th sem

Page13

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

One of the main disadvantages of using Depletion-mode JFET is that they need to be negatively
biased.
OBSERVATION TABLE:
SN.

Frequency

(Vin)

(VO)

Gain=Vin/Vo

RESULT:

Electronics Lab-II Manual

4th sem

Page14

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

1. The frequency response curve is having a large flat response at...


2. The curve is flat at frequency range, Hence the Band width is . .
3. The input impedance of single stage common source FET amplifier is .
PRECAUTIONS:
1. Dont touch live terminals.
2. All the connections must be right and tight.

EXPERIMENT NO- 4

Electronics Lab-II Manual

4th sem

Page15

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

OBJECT: Design of Single stage RC coupled amplifier-plot frequency response, measurement of


band- width and input impedance.
APPARATUS REQUIRED:
1. Single Stage RC coupled amplifier Trainer Kit.
2. C.R.O.
3. Function Generator.
4. Patching Wires.
THEORY:
An amplifier may be defined as a device that increases the current, voltage or power of an input
signal with the help of a transistor by furnishing the additional power from a separate source of
supply.
When only one transistor with associated circuit is used for increasing the strength of a weak signal,
the circuit is known as single stage amplifier.

Circuit Diagram of Single stage RC coupled amplifier

PROCEDURE:

Electronics Lab-II Manual

4th sem

Page16

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

1. Connect the circuit as per the circuit diagram.


2. Set Vs = 50mV (assume) using the signal generator
3. keeping the input voltage constant, vary the frequency from 0Hz to 1MHz in
Regular steps of 10 and note down corresponding output voltage.
4. Plot the frequency response: Gain (dB) vs Frequency (Hz).
5. Find the input and output impedance.
6. Calculate the bandwidth from the graph.
7. Note down the phase angle, bandwidth, input and output impedance.
General Procedure for Calculation:1. Input impedance:
a. Connect a Decade Resistance Box (DRB) between input voltage source and the
base of the transistor (series connection).
b. Connect ac voltmeter (0-100mV) across the biasing resistor R2.
c. Vary the value of DRB such that the ac voltmeter reads the voltage half of the input
signal.
d. Note down the resistance of the DRB, which is the input impedance.
2. Bandwidth:
a. Plot the frequency response
b. Identify the maximum gain region.
c. Drop a horizontal line bi 3dB.
d. The 3dB line intersects the frequency response plot at two points.
e. The lower intersecting point of 3dB line with the frequency response plot
gives the lower cut-off frequency.
f. The upper intersecting point of 3dB line with the frequency response plot gives the
upper cut-off frequency.
g. The difference between upper cut-off frequency and lower cut-off
Frequency is called Bandwidth. Thus Bandwidth = f2 f1.

Electronics Lab-II Manual

4th sem

Page17

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

Frequency Response Curve: The frequency response curve of a typical single stage R-C coupled
amplifier is shown in figure.

OBSERVATION TABLE:
S.No.

Frequency f

Electronics Lab-II Manual

Input voltage Vs

4th sem

Output voltage Vo

Gain=Vo/Vs

Page18

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

BAND WIDTH:
The difference of the two frequencies (upper cut-off frequency f2 and lower cut-off frequency f1) is
called bandwidth BW.
BW = f2 f1
RESULT: Frequency response curve has plotted and BW =..

PRECAUTIONS:
1. Dont touch live wires.
2. All connections should be neat and tight.

Electronics Lab-II Manual

4th sem

Page19

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO- 5
OBJECT: Design of Single stage RC coupled amplifier-plot frequency response, measurement of
band- width and input impedance.
APPARATUS REQUIRED:
1. Two stage amplifier trainer Kit.
2. C.R.O.
3. Function Generator.
4. Patching Wires.
THEORY
A transistor circuit containing two stages of amplification is known as two stage amplifier. It may
provide a higher voltage or current gain or both. In a two stage amplifier the output of first stage is
connected to next stage through a coupling device. The process is known as cascading.
The coupling device is used to
1.Transfer the a.c. output of one stage to the input of next stage.
2.Block the d.c. to pass from one stage to the next stage i.e. to isolate d.c. conditions.
The coupling network not only couples two stages; it also forms a part of the load impedance of the
preceding stage. Thus the performance of the amplifier will also depend upon the type of coupling
network used. Amplifier is usually named after the type of coupling such as R-C coupled amplifier ,
Transformer coupled amplifier , Direct coupled amplifier and impedance coupled amplifier.
R-C coupled Transistor amplifier: Two transistors used are identical and use a common supply
Vcc. The resistors R1,R2 and RE form the biasing and stabilizing network. In this arrangement , the
signal developed across collector resistor RC of the first stage is coupled to the base of the second
stage through the coupling capacitor CC

Electronics Lab-II Manual

4th sem

Page20

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

Circuit Diagram of Two Stage RC coupled amplifier.


Frequency Response Curve: The frequency response curve of a typical two stage R-C coupled
amplifier is shown in figure.

OBSERVATION TABLE:
S.No.

Frequency f

Input voltage Vs

Output voltage Vo

Gain=Vo/Vs

BAND WIDTH:
The difference of the two frequencies (upper cut-off frequency f2 and lower cut-off frequency f1) is
called bandwidth BW.

Electronics Lab-II Manual

4th sem

Page21

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

BW = f2 f1
RESULT: Frequency response curve has plotted and BW =..

PRECAUTIONS:
3. Dont touch live wires.
4. All connections should be neat and tight.

Electronics Lab-II Manual

4th sem

Page22

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO- 6
OBJECT: To measure gain and input impedance of the Emitter Follower amplifier using
Darlington pair.
APPARATUS REQUIRED:
1. Emitter Follower amplifier Trainer Kit.
2. C.R.O.
3. Function Generator.
4. Patching Wires.
THEORY:
Emitter follower is a negative feedback current amplifier. It has a voltage gain of approximately
unity and the output voltage tends to be in phase with the input voltage, hence it is termed as
FOLLOWER.
The emitter follower has very large input impedance and small output impedance. Again the output
voltage tends to be in phase with the input voltage with a voltage gain of approximately unity, but
with a high current gain. These properties make it suitable for use as input and output buffer stages
in amplifier systems.
The circuit diagram of an emitter follower is shown below in figure

Circuit diagram of Emitter Follower


The main difference between conventional amplifier and emitter follower is the absence of collector
load and the emitter bypass capacitor. The emitter resistor RE acts as the load and the ac output
voltage VOUT is taken across it. The biasing is provided by potentional divider method and the

Electronics Lab-II Manual

4th sem

Page23

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

collector is connected directly to the supply VCC. For a better result, the transistor may be replaced
with a Darlington pair transistor. In case of Darlington connection of transistors, the output of one
stage is coupled into the input of next one by directly joining emitter of first transistor
Let transistor Q1 has a current gain of 1 and that of transistor Q2 is 2, the overall current gain of
the arrangement is given by
= 1. 2
This results into the very high current gain of Darlington connection. When input signal V S is
applied to the base, it results into an emitter current I E1 to flow in the first stage. This emitter current
is immediately given to next stage as input, resulting into the second stage output emitter current I E2.
This IE2 develops an output voltage VOUT, equal to IE2 RE across the emitter resistance RE.
This voltage VOUT opposes the input voltage VS as it is in phase opposition to VS, providing negative
feedback.
When the input signal VS goes through its positive half cycle, the output voltage VOUT is also seen to
go through its positive half cycle. Hence the output voltage is in phase with the input signal voltage,
i.e. the output voltage (emitter voltage) just follows the input voltage and hence the name emitter
follower. The input impedance is given by
ZI = u/Ii
And Ii is calculated as
Ii = (VS VM) / RS
1. The voltage gain is given by
AV = VOUT / VIN
2. The current gain is given by
Ai = IOUT / IIN
And IOUT is calculated as
IOUT = VOUT / RE
IIN = VIN / ZI
RESULTS:

PRECAUTIONS:
1. Dont touch live wires.
2. All connections should be neat and tight.

Electronics Lab-II Manual

4th sem

Page24

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO- 7
OBJECT: Measurement of gain in class A-B push pull amplifier.
APPARATUS REQUIRED:
1. A-B push pull amplifier Trainer Kit.
2. C.R.O.
3. Function Generator.
4. Patching Wires.
THEORY:
Push Pull amplifier is a power amplifier and is frequently employed in the output stages of
electronic circuits. It is used whenever high output power is required. Printed diagram shows the
circuit of a push- pull amplifier. Two transistorsTR1and TR2 placed back to back are employed.
Both transistors are operated in class AB operation i.e. collector current is nearly zero in the absence
of signal.

Circuit Diagram Of Class AB Push Pull Amplifier

Electronics Lab-II Manual

4th sem

Page25

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

During first half cycle of signal, the base emitter junction of TR1reverse biased and that of TR2
forward biased. The circuit will conduct current due to TR2 only.
In the next half cycle, TR1 is forward biased whereas TR2 is reverse biased .Therefore TR1
conducts consequently this half cycle of signal is amplified by TR1.
OBSERVATION TABLE:
SN.

Frequency

Input(Iin)

Output(Iout)

Gain(IO/Iin)

RESULT:

PRECAUTIONS:
1. Dont touch live wires.
2. All connections should be neat and tight.

Electronics Lab-II Manual

4th sem

Page26

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO- 8
OBJECT: Implementation of transistor differential amplifier and draw its characteristics.
APPARATUS REQUIRED:
1. Differential Amplifier Trainer Kit.
2. C.R.O.
3. Function Generator.
4. Patching Wires.
THEORY:
A differential amplifier is the basic unit with which the Operational Amplifier is built. This
amplifier is very useful when there is a need to amplify low amplitude small signals. If the signal to
be amplified is very small, then there exists the possibility that noise will impair the output signal
because the noise will be amplified in the same ratio as the input signal. The differential amplifier's
ability to reject common-mode signals (identical signals on both inputs) like thermal noise
makes it an extremely useful amplifier for the purpose of rejecting the noise.
How the differential amplifier is developed? Let us consider two emitter-biased circuits as shown in
fig 1.

Fig. 1
The two transistors Q1 and Q2 have identical characteristics. The resistances of the circuits are equal,
i.e. RE1 = R E2, RC1 = R C2 and the magnitude of +VCC is equal to the magnitude of VEE. These
voltages are measured with respect to ground.

Electronics Lab-II Manual

4th sem

Page27

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

To make a differential amplifier, the two circuits are connected as shown in fig. 1 the two +VCC and
VEE supply terminals are made common because they are same. The two emitters are also
connected and the parallel combination of RE1 and RE2 is replaced by a resistance RE. The two input
signals v1 & v2 are applied at the base of Q1 and at the base of Q2. The output voltage is taken
between two collectors. The collector resistances are equal and therefore denoted by RC = RC1 = RC2.
Ideally, the output voltage is zero when the two inputs are equal. When v1 is greater then v2 the
output voltage with the polarity shown appears. When v1 is less than v2, the output voltage has the
opposite polarity. The differential amplifiers are of different configurations.
The four differential amplifier configurations are following:
1.
2.
3.
4.

Dual input, balanced output differential amplifier.


Dual input, unbalanced output differential amplifier.
Single input balanced output differential amplifier.
Single input unbalanced output differential amplifier.

Electronics Lab-II Manual

4th sem

Page28

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

Fig. 2
These configurations are shown in fig. 2 and are defined by number of input signals used and the
way an output voltage is measured. If use two input signals, the configuration is said to be dual
input, otherwise it is a single input configuration. On the other hand, if the output voltage is
measured between two collectors, it is referred to as a balanced output because both the collectors
are at the same dc potential w.r.t. ground. If the output is measured at one of the collectors w.r.t.
ground, the configuration is called an unbalanced output.
In this experiment you will have the opportunity to determine some characteristics of Differential
Amplifiers. In this experiment you will find Input Offset and how to correct it, Open-loop Voltage
Gain, Common-Mode Rejection Ratio, A brief explanation of each one follows
CHARACTERISTICS OF DIFFERENTIAL AMPLIFIER:
Input Offset current Iin(offset)- is defined as the difference between the two currents entering the
input terminals of a balanced amplifier for Vout = 0
Iin(offset) = IB1-IB2 for Vout = 0
The difference in base currents indicates how closely matched the transistors are. If the transistors
are identical, the input offset current is zero because both base currents are, be equal.

Electronics Lab-II Manual

4th sem

Page29

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

Common Mode Rejection Ratio (CMRR)


CMRR = Differential Mode Gain
Common Mode Gain
CMRR = Ad
Ac

Circuit diagram of Common mode differential amplifier


RESULT:

.
PRECAUTIONS:
1.Dont touch live terminals directly.
2.All the connections should be right and tight.

Electronics Lab-II Manual

4th sem

Page30

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO- 9
OBJECT: To measure frequency and voltage of Wein Bridge Oscillator.
APPARATUS REQUIRED: 1. Wein Bridge Oscillator Trainer Kit.
2. C.R.O.
3. Patching Wires.
THEORY:
The circuit which is used to generate AC signal without any input signal is called an oscillator. The
circuit is supplied energy from a D.C. source. If the output voltage is a sine wave function of time,
the oscillator is called sinusoidal oscillator or Harmonic oscillator. Positive feedback and negative
resistance oscillator belong to this category
Barkhausen Criterion for Oscillation
The oscillator can be described by a positive (or regenerative) feedback system using the block
diagram in Figure 1. A frequency selective feedback network is used, and the oscillator is designed
to produce an output even though the input is zero. For a sinusoidal oscillator, we want the poles of
the closed-loop amplifier to be located at a frequency w0, precisely on the j axis.
These circuits use positive feedback through the frequency selective feedback network to ensure
sustained oscillation at the frequency w0. Consider the feedback system in Figure 1 which is
described by
AV = A(S)/ [1- A(S) (S)]
= A(S)/ [1-T(S)] . (1)
The use of positive feedback results in the minus sign in the denominator. For sinusoidal
oscillations, the denominator for equation 1 must be zero for a particular frequency w0 on the j
axis:
1-T (j) = 0 or T (j) = +1 (2)

The Barkhausen criteria for oscillation are a statement of the two conditions necessary to satisfy
equation 2.
1. < T(j) = 0 or even multiple of 360
2.

|T(j)|= 1

Electronics Lab-II Manual

4th sem

Page31

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

These two criteria state that the phase shift around the feedback loop must be zero degrees, and the
magnitude of the loop gain must be unity. Unity loop gain corresponds to a truly sinusoidal
oscillator. A loop gain greater than 1 causes distorted oscillation to occur.
The Wein Bridge Oscillator uses two RC networks to form the frequency selective feedback
network. The operational amplifier is operating as non inverting amplifier with frequency of
oscillation f=1/2 RC
The Wein Bridge is useful up to frequencies of a few Megahertz, limited primarily by the
characteristics of the amplifier in a signal generator application capacitor values are often switched
by decade values to achieve a wide range of oscillation frequency. The resistors can be replaced
with potentiometers to provide continuous frequency adjustment within a given range.
CIRCUIT DIAGRAM:

PROCEDURE:
3. Connect the circuit as per diagram.
4. Connect the output of the circuit to the CRO.
5. Switch ON the instrument.
6. Adjust the variable R3, so as to get a sine wave from the output.
7. Measure the frequency at the oscillator output.
8. Measure the output voltage at the oscillator output.
The values of components used areR1 = R2 = 10 K
C1 = C2 = 0.01 F
R3 = 10 K variable resistor
R4 = 10 K

Electronics Lab-II Manual

4th sem

Page32

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

RESULT:
By the experiment, a Wein Bridge Oscillator was constructed and studied successfully.
Theoretical Frequency =
Practical Frequency =
Output Voltage =
PRECAUTIONS:
1. Dont touch live wires.
2. All connections should be neat and tight.

Electronics Lab-II Manual

4th sem

Page33

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

EXPERIMENT NO- 10
OBJECT: To measure frequency and voltage of Phase Shift Oscillator.
APPARATUS REQUIRED: 1. Phase Shift Oscillator Trainer Kit.
2. C.R.O.
3. Patching Wires.
THEORY:
A phase-shift oscillator is a simple electronic oscillator. It contains an inverting amplifier, and a
feedback filter which 'shifts' the phase of the amplifier output by 180 degrees at the oscillation
frequency.
The filter produces a phase shift that increases with frequency. It must have a maximum phase shift
of considerably greater than 180 at high frequencies, so that the phase shift at the desired
oscillation frequency is 180.
The most common way of achieving this kind of filter is using three identical cascaded resistorcapacitor filters, which together produce a phase shift of zero at low frequencies, and 270 degrees at
high frequencies. At the oscillation frequency each filter produces a phase shift of 60 degrees and
the whole filter circuit produces a phase shift of 180 degrees.
The mathematics for calculating the oscillation frequency and oscillation criterion for this circuit are
surprisingly complex, due to each R-C stage loading the previous ones. The calculations are greatly
simplified by setting all the resistors (except the negative feedback resistor) and all the capacitors to
the same values. In the diagram, if R1 = R2 = R3 = R, and C1 = C2 = C3 = C, then:

and the oscillation criterion is: Rfeedback = 29(Ri)

Electronics Lab-II Manual

4th sem

Page34

BUDDHA INSTITUTE OF TECHNOLOGY, GORAKHPUR-DEPTT. OF ELECTRONICS & COMMUNICATION


ENGG.

Circuit Diagram of Phase shift oscillator

PROCEDURE:
1. Connect the circuit on trainer kit as shown in above figure.
2. Observe the output on pin no. 6 of OP-AMP with the help of C.R.O.
3. Calculate the frequency from C.R.O.
4. Calculate the theoretical value from formula and verify from the practical value.
RESULT: Theoretical value of frequency=
Practical value of frequency=
% Error=
PRECAUTIONS: 1. dont touch live wires directly.
2. Make sure that all the connections should be right and tight.

Electronics Lab-II Manual

4th sem

Page35

S-ar putea să vă placă și