VESTEL Detailed Hardware Design Specification

17MB21-00

09.09.2005

Copyright 2003 VESTEL Group of Company

All rights reserved. Passing on and copying of this document, use and communication of its contents not permitted without written permission from VESTEL

TABLE OF CONTENTS
1.

INTRODUCTION

1.1.
1.2.
1.3.

Purpose
Scope
General Features

3
3
3

2.

GENERAL DESCRIPTION

2.1. Introduction
2.2. System Building Blocks
2.2.1.
Analog Front End
2.2.2.
Back End
2.2.3.
General Block Diagram
2.2.4.
Side Board(s)
2.3. Power Management

3.

7
7
6
7
8
9
2

APPENDIX

13

3.1. Definitions, Acronyms and Abbreviations

3.2. Basic Components
3.2.1.
VCTI
3.2.2.
TSU 3XAWL
3.2.3.
74HC4052
3.2.4.
74HC4053
3.2.5.
TDA2822M
3.2.6.
LM1117
3.2.7.
LM317
3.2.8.
MP 1593
3.3. Board Connectors, Headers & Jumpers
3.3.1.
Scart Connector1
3.3.2.
PC Connector3.3.3.
DVB Connector
3.3.4.
Side A/V Connector
3.3.5.
IDTV_IF Connector
3.3.6.
Led Connector without MECH SW
3.3.7.
Led Connector with MECH SW
3.3.8.
Keypad Connector
3.3.9.
MSTAR Debug Connector
3.3.10. Flash Prog. And VCTI Debug Connector
3.3.11. LVDS Panel Connector
3.3.12. Speaker Right Audio Out
3.3.13. Speaker Left Audio Out
3.3.14. Side Headphone Connector

18
18
18
20
22
23
23
244
24
25
26
27
28
28
29
29
29
29
29
29
309
29
30
30

SOFTWARE UPDATE AND

AUTO CALIBRATION PROCEDURE

Vestel Electronics
2006

( ! ) Important Note:
It is necessary to load LPT Driver, Visual I2C program and some .dll folders for
starting software update process. Please load that important folders.

1) Setting up the LPT Driver

- Please set up the Setup_LptDrv.exe
- Please copy the .dll folders into the C:/Windows/System32.
- Please make a folder as C:/ProgramFiles/Micronas and create LptDrv into this
Micronas folder. (System creates all of that folders autometically, when
Setup_LptDrv.exe is loaded)
- When StartPrograms Micronas LptDrv LptDrvTest.exe is opened, a
window appears like below.

If "=> Lpt Driver test OK! string is visible, There is no problem for parallel port.
But if Test with Error string is visible instead of OK, true .dll folders must be
loaded. (given by Vestel). If the problem already continues, please refer to the IT.

2) Setting up the Visual I2C

- Please set up the Setup_Visual_I2C_v3-2-0.exe
- Please create a folder as C:/ProgramFiles/Micronas and create Visual I2C folder
inside that Micronas folder. (System creates all of that folders autometically, when
Setup_Visual_I2C_v3-2-0.exe is loaded.)
- Please copy exe files to C:/ProgramFiles/Micronas/ Visual I2C folder like below
steps,

a) Please make unzip vct49xyi_27Feb04.zip content to the

inside C:/ProgramFiles/Micronas/ Visual I2C. Folder must be like below.

b) Vcti_start folder can be made shortcut at desktop.

System Tools:
1) Visual I2C program
2) LPT Driver
3) .dll folders

HW Tools:
1) Software Update Card (17PRG24)

2) Parallel Port Cable (for VCTI microcontroller updating)

3) Serial Port Cable (for E2PROM updating)

4) Scart Cable

Connections:

VCTI Microcontroller Programming

***Firstly, push the switch1 button that is located on the programming card. (switch2
have to be off)

*** Please turn on the TV . After the TV image was visible, press menu and 1905
by using remote control. Please connect both of the scart connectors (TV scart1
connector and programming card connector) by using scart cable. Please connect
both of the parallel port connectors (computer parallel port connector and
programming card connector) by using parallel port cable. Then, please open the
Micronas VCTI49XYI programming software interface.

*** After this folder was opened, a window will appear as below. Please choose
window, find window options in turn in order. Please write bootloader in selected
window (or click the TVT button as below), searching will start automatically. At
the end of the searching process, please double click to bootloader.bat.

*** Please click over to the bootloader icon for prepearing to loading. TV will oto
stand-by mode if bootloder process was achived. And below window will appear
on the tv screen.

***If bootloader process was failed by using this button, another process is getting to
bootloader mode manually by using below window.

***After bootloader process, please pass to the reading process.

***After the reading process, bootloader version will come as 21 or 22 that depends
on bootloader version of IC.

***After that, please click to erase flash button that was determined by yellow color
as below.

***Set the options as to=0x7FFF and reclen=16. Please choose the path of binary file
by using NAME part.

*** As finally click to over of the Load Bin Flash icon .Loading will be started
automatically.

(!) IMPORTANT NOTE (1): If there is a problem as fast loading. Please follow the
steps;
*** Please open the File Preferences LPT Preferences. Below window will appear.

***Please make Delay = 10

(!) IMPORTANT NOTE (2): If there is a problem during bootloader process or there is
a message as No Acknowledge From The Slave, Please apply the following steps;
-Please turn off the TV.
-Please open the bootloader file.
-Please press bootloader icon and turn on the TV at the same time. You have to do
these process at same time.

(!) INITING NVM:

For initing the NVM (E2PROM);
-Please turn on the TV.
-Please press -turn in order- menu,4,7,2,5.
-You will see service menu that located on the screen.
-You will see init NVM option at the service menu.
-Get the string of this as INIT NVMYES.
-Turn off the TV.
-Thus, Int nvm process is over.

E2PROM READING AND WRITING

*** Firstly, push the switch2 button that is located on the programming card. (switch1
have to be off)
*** Please turn on the TV . After the TV image was visible, press menu and 2045
by using remote control. Please connect both of the scart connectors (TV scart1
connector and programming card connector) by using scart cable. Please connect
both of the serial port (RS232) connectors (computer serial port (RS232)connector
and programming card connector) by using serial port cable. Then, please open
the Ponyprog programming software interface.

*** Please control some adjustments.

*** COM port settings can be made from set-up menu.

*** Please click the Device icon for settings. Set as below.

*** Please choose the Device type as 2432-512.

*** For reading process, please click the button that was marked with yellow.

*** After resding process, E2PROM content will appear on the screen.

*** For writing process, choose file, open and folder that will be loaded. , please click
the button that was marked with yellow.

AUTOCALIBRATION PROCEDURE
PC calibration pattern.

YPbPr calibration pattern.

Exit
AutoColour
AdcGain
R
99
AdcOffset
R
133
Color
Gain
R
140
Offset
R
118
Con Max
Bri Mid
Color
Sharp

99

B 99

G 129
Temp

B 145
Cool

140

B 140

120
145
115
32
9

B 127

Scart calibration pattern.

SCART, PC, YPBPR CALIBRATION:

SCART1: Connect the scart video output(select scart video output of the generator
CVBS format from its menu) of the pattern generator to scart1 input of the TFT
TV.Use the scart calibration pattern above. It is advised to use Fluke pattern
generator.
PC: Use the PC calibration pattern above.(XGA format / 1024*768 @60Hz) It is
advised to use Chroma pattern generator.
YPBPR: Use the YPbPr calibration pattern above.To select this pattern select
COL_SMPTE from pattern list appearing while pressing COLOR BAR button of the
generator continually. It is advised to use Fluke pattern generator.
Right after the processes above respectively;

1- Select EXT1 source of the TFT TV

2- Press respectively menu,4,7,2 and 6 buttons from R/C in order to enter
autocalibration menu.
3- By pressing down arrow button come onto < Auto Colour > item and start the
autocalibration by pressing OK button from R/C.When you see the writing Pass it
means scart calibration finished.SW automatically switches to PC source mode and
you again have to press OK to start the calibration of PC and again you see the
writing Pass which means PC calibration finished.Lastly SW switches automatically
to YpbPr source mode and you again press OK to start the calibration of YPbPr and
see last Pass writing means that YPbPr calibration also finished.SW automatically
switches to TV mode at the end of autocalibration.

VESTEL Detailed Hardware Design Specification

17MB21-00

09.09.2005

1. Introduction

Copyright 2003 VESTEL Group of Company

All rights reserved. Passing on and copying of this document, use and communication of its contents not permitted without written permission from VESTEL

1.1.

Purpose

The purpose of this document is to define the DHDS and the operation of 17MB21, 15XGA with
LVDS input, 19 SXGA with double LVDS input. It is aimed to provide information to engineering
staff to understand the operation and specs of the TV.
The other related technical documents are as follows:

1
2
3
5
6
7

Title:
17MB21 Schematics
IR Receiver and Led Display Board Schematics
Keypad Board Schematics
VCTI49xy Datasheet ( Video-Controller-Text-IF-Audio IC)
TSU33AWL for 15XGA TSU36AWL for SXGA Datasheet ( Controller
with Analog Interface and Multi-Purpose Output Transmitter)
Other ICs Datasheets (Please check the table in Appendix 3.2 for the
complete component list.).
Table : Related documents.

1.2.

Scope

1.3.

General Features

The document covers detailed descriptions of 17MB21 chassis system building blocks.

General product specifications and overview of the system will be introduced in this part. The
system is a low end; 15 and 19 TFT LCD TV solution basically for EU market with VCTI49XYI and
TSU33AWL or TSU36AWL Video Image Processor chip-set on single-layer PCB. As the first target
market is EU, the first release of the TV will support PAL/SECAM B/G/D/K/I/L/L.
The other general default features of the TV are as listed below:
IR Control (RC5 and other customer specific protocols)
OSD
100 Program Storage Locations
Teletext
No Ident Timer
Screen Size (15, 19)
Child Lock
Sleep Timer
170/270V AC Plug
ST-BY Power Consumption <1W
1 Scart input (1st Full)
S-VHS Input , BAV input
75 ohms antenna input
PC Input (VGA)
2H/4H Comb Filter

VESTEL Detailed Hardware Design Specification

Copyright 2003 VESTEL Group of Company

All rights reserved. Passing on and copying of this document, use and communication of its contents not permitted without written permission from VESTEL

17MB21

11.05.2006

Sound Features
Equalizer
FM Radio
Linear Stereo
German-NICAM Stereo
5-Band Equalizer Control
SRS TRU Surround (OPT)
SRS TRU Bass (OPT)
BBE, WOW (OPT)
Stereo Audio Output Power (2x2W )
16R speaker
Volume Controlled HP Output, Stereo Audio line out, Stereo Audio line in
Coaxial Audio Output ( with IDTV or DVD Option)
Detachable Headphone Output(OPT)

Picture
4:3 PANEL --- 4:3, 16:9, Auto
Picture Modes ( Bright, Standard, Soft)
Media Window Enhancement (MWE)
White balance settings (warm/normal/cool) for TV&PC
Auto Shut down
Multi System Reception : PAL-SECAM BG-DK-I/I-L/L
NTSC Video Playback
WSS (16:9 / 4:3 Aspect Ratio Auto Switch)
Channel Type Sorting (Favorite/Sport/Music/News/Movie)
Tuning
FST
Frequency Search (OPT)
APS (Auto Search / Name / Sort)
Auto Search
CATV / HYPERBAND
Keyboard
Volume -/ +Button
Program -/+ Button
Menu Button
TV / AV Button
Teletext/OSD
Simple Text 10 Pages
Fastext & Top Text (OPT)
Teletext Languages (ALL)
Character Based OSD
OSD Color & Transparency Selection
The general optional features of the system are as listed below:

VESTEL Detailed Hardware Design Specification

Copyright 2003 VESTEL Group of Company

All rights reserved. Passing on and copying of this document, use and communication of its contents not permitted without written permission from VESTEL

17MB21

11.05.2006

AV Input
Y/Pb/Pr support via VGA connector
Full Green Mode DPMS Support
Plug & Play (DDC2Bi) For Windows 9X, ME, 2000, XP (OPT)
Headphone {side || on board} (When the headphone is used, TV volume cut off otomatically)
IDTV With Single CI Connector (OPT)
DVD (OPT)
Comb Filter (OPT)
LTI, CTI (OPT)
IDTV
OSD; 22 Menu Languages ENG, FRA, GER, ITA, SPA, POR, TUR, SWE, DEN, FIN, NOR, POL,
HUN, CZE, BUL, ROM, RUS, DUTCH, CRO, SLOVAK, SLOVENIAN and GRE.
2x2W Speaker Output Power.

VESTEL Detailed Hardware Design Specification

17MB21-00

09.09.2005

2. General Description
2.1.

Introduction

Copyright 2003 VESTEL Group of Company

All rights reserved. Passing on and copying of this document, use and communication of its contents not permitted without written permission from VESTEL

This chapter describes system building blocks in detail.

2.2.

System Building Blocks

17MB21 chassis main blocks are as follows:

Analog Front End : VCTI (Microcontroller + Video Proccessor + Sound Proccessor + IF+
Keyboard/IR Interface+OSD), Audio Amp.

Back End
transmitter)

: TSU33AWL or TSU36AWL (Scaler, Deinterlacer, OSD generator, LVDS

Side Board(s)

: Keyboards, IR/LED Boards, FAV Boards, Headphone Boards.

2.2.1.

Analog Front End

17MB21 Main Board consists of two major blocks. The first block is analog front-end and this block is
handled by VCTI chip that is highly multifunctional. This IC does demodulation of Video & Audio
from Tuner IF, CVBS, Audio, RGB, SVHS input selection and processing. It has an audio processor
that supports equalizer or tone control, volume control, AVL, surround effect etc and supplies
amplifier, headphone and CVBS & audio line outputs. It handles video processing such as colour
standard detection and demodulation, picture alignment (brightness, contrast, colour etc.). The IC
also does teletext decoding with fastext memory. After video processing, the processed video is
applied to TSU3XAWL chip in RGB format.
The TV Tuner is an asymmetrical or a symmetrical IF output type and is PLL controlled. The IF
signal is applied single saw filter. After the SAW filter block, IF signal is applied to VCTI IF inputs
(Pin 16 and 17).
As VCTI can handle all the audio processing, there is no need for additional audio processor solution
on the board. VCTI supports three Audio outputs. These outputs are assigned to Line-out,Speaker
and SC1 audio out. The board employs TDA2822M to drive speakers and headphone.

2.2.2.

Back End

The Back End section is handled by TSU chip. The RGB input can handle standard interlaced RGB
output from VCTI, PC VGA RGB input and YPbPr. There are two set of ADC is present in TSU which
are assigned to YPbPr/VGA and VCTI RGB output sources.
TSU33AL chip have an integrated 6/8-bit LVDS transmitter.
Backlight dimming and Panel power supply On/Off control is achieved via TSU chip. There are two
pins to control inverter one of them is used for adjusting backlight the other one is used for
backlight on/off control. Backlight on/off control is performed by VCTI.

VESTEL Detailed Hardware Design Specification

17MB21

2.2.3.

11.05.2006

General Block Diagram

Figure 1

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

2.2.4.

Side Board(s)

2.2.4.1.

Side Audio Video

Front Audio Video board (17FAV20) for 17MB21 main board is detailed in the Table below.

Connector
Name

Type

Function

JK100

SVHS Jack 4P DIN

Type

Side SVHS Input

JK101

RCA Jack Yellow

Side CVBS Input

JK102

RCA Jack Red

Side Audio Input Right

JK103

RCA Jack White

Side Audio Input Left

JK104

Headphone Jack

Side Headphone

PL100

Connector Header 8P

Connector 8P for SVHS

PL103

Connector Male 5P

Connector 5P for HP

PL101

Connector Male 5P

Connector 5P for
CVBS, Audio R and L

VESTEL Detailed Hardware Design Specification

17MB21

2.2.4.2.

11.05.2006

Keypads

The keypads button descriptions for 17MB21 main board are listed in the Table below.
Key Name
Power*
Stand-by*

Type
Soft sw.
Tact sw.

TV/AV
Menu

Tact sw.
Tact sw.

Program-

Tact sw.

Program+

Tact sw.

Volume-

Tact sw.

Volume+

Tact sw.

Function
Power shut-down and turn on
Switch between stand-by and turn on
modes.
Input source select button.
Display main menu on the screen. If any
menu is active, display the upper menu. If
main menu is active, turn menu off.
Go to the lower program at any time in TV
mode. (Scroll key function in menu mode)
Go to the upper program at any time in TV
mode. (Scroll key function in menu mode)
Decrease the volume level in the volume.
(Scroll key function in menu mode)
Increase the volume level in the volume.
(Scroll key function in menu mode)

*In any T.V. set only one of them can be used.

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

Connector PL1 on keypads (connected to the connector PL303 on the main board):
Pin No:
1
2
3
4

2.2.4.3.

Name
Gnd
AV Tact SW
Soft SW/Tact SW
Program and
Volume SW

IR&Led Board

IR&LED board contains LED indicator(s) to show TVs status (For 1510/11 cabinet led colors are:
Red for stand-by, green for normal operation) and one IR receiver to get remote control
instructions. All the IR&LED boards have the same circuit and connector pinning but the different
mechanical structure to fit different cabinets For 1510/11 cabinet 17LD12-3 boards are used.

17LD12-3 Schematics
10

VESTEL Detailed Hardware Design Specification

17MB21

2.3.

11.05.2006

Power Management

All power requirements supplied from LIPS (Light Integrated Power Supply) Boards.
IPS01 Lips Board used for 15 products and IPS02 for 19 products.
(Please check the and Table for power management details.)

Table : Power management table.

PL600 socket is used for power connections.

11

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

Figure 3: IPS01 Block Diagram

12

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

3.

APPENDIX

3.1.

Definitions, Acronyms and Abbreviations

2CS
ACI
ACL
ADC
AF
AFC
AGC
AKB
API
ASD
ASP
ATS
AV
AVC
AVL
BBE
BE
BKS
BTSC
CC
CCC
CE
CLUT
COR
CVBS
DAC
DBE
DDEP
DEMDEC
DPL
DPTR
DRCS
DSP
DUB
EPG
FA
FASTEXT
FB
FE
FLOF
FST

Dual Carrier Stereo a.k.a. German Stereo.

Automatic Channel Installation,
Automatic Colour Limiting
Analogue to Digital Converter
Audio Frequency
Automatic Frequency Control
Automatic Gain Control
Auto Kine Biasing
Application Programmers Interface.
Automatic Standard Detection
Audio Signal Processor (on Picasso)
Automatic Tuning System,
External Audio and Video TV peripheral.
Audio Video Control
Automatic Volume Leveling
Bass enhancement licensed by BBE Inc.
Back-End
BlacK Stretch
Broadcast Television Systems Committee USA standard
Closed Captioning.
Continuous Cathode Calibration
Configuration Element
Colour Look Up Table
Contrast Reduction
Combined Video, Blanking and Sync.
Digital to Analogue Converter
Dynamic Bass Enhancement
DEMDEC Easy Programming; operation mode of DEMDEC.
Stereo demodulator decoder; part of ASP.
Dolby Pro Logic
Data PoinTeR
Dynamically Redefinable Character Set.
Digital Signal Processor (or Processing)
Dynamic Ultra Bass
Electronic Program Guide.
Factory mode
Special way of accessing teletext pages
Fast Blanking
Front End
Full Level One Features (synonym for Fastext)
Frequency Synthesis Tuning
13

VESTEL Detailed Hardware Design Specification

17MB21

GTV
HP
HSH
IF
IIC
IIS
LibCoMa
LS
MIPS
MPX
MS
NICAM
NTSC
NVM
OSD
OSRP
OTP
PAL
PAT
PB
PIP
PLL
PMT
PP
PS-MTS
PSW
PWM
RC-5
RCP
RF
RGB
Round-robin
RPMS
RTC
SAP
SAW
SCART
SCI
SCL
SDA
SDE
SECAM
Set-maker
SFR
SHLD
SIF
SRT
SS
SSS

11.05.2006

Global TeleVision.
Headphone
Horizontal Shift
Intermediate Frequency. Normally the output of the tuner.
Inter Integrated Circuit
Inter Integrated Sound
Library Configuration Manager.
Loudspeaker
Million Instructions Per Second
Japanese multiplexed sound standard
Multi Standard
Near Instantaneously Compacted Audio Multiplex
National Television System Committee. Colour encoding system.
Non-Volatile Memory
On Screen Display
Overall System Realization Process
One Time Programmable
Phase Alternating LineColour encoding system.
Painter Authoring Tool.
Development support tool to define Painter
character sets (and UIMS data structures).
Picture Booster
Picture In Picture
Phase Locked Loop
Power ManagemenT
Personal Preferences
Mainstream Television Solutions
Program Status Word
Pulse Width Modulation
Remote Control system
Remote Control Preprocessor
Radio Frequency TV signal broadcast.
Red, Green Blue. The colour signals.
A style of scheduling where each task is executed in turn, provided it is ready
to run.
Resource Persistent Memory Store
Real Time Clock
Second Audio Program; part of BTSC sound system.
Surface Acoustic Wave
External CVBS, S-VHS and Sound input/output, RGB and switching input.
Software Configuration Item
Serial Clock
Serial Data
Software Development Environment
Sequentiel a Memoire Colour encoding system.
The manufacturer/developer of the end product.
Special Function Register.
Software High Level Design
Sound Intermediate Frequency
Signal RouTing
Source Switching
Static Standard Selection

14

VESTEL Detailed Hardware Design Specification

17MB21

State
Status Handler
STB
TOP(TEXT)
TXT
UHF
UI
UIMS
UOC
User
VDS
VG2
VHF
VIF
VOD
VPS
VS
VSH
VSP
VST
Y/C
YprPb
YUV

11.05.2006

The condition of a component that results in a particular observable

behaviour.
A step that handles a status change, by managing the response to the
change.
SetTop Box
Table Of Pages, Special way of accessing teletext pages
Teletext
Ultra High Frequency
User Interface
User Interface Management System
Ultimate One Chip
See Set-maker
Virtual Dolby Surround
Voltage at Gate 2
Very High Frequency
Video Intermediate Frequency
Video On Demand
Video Programming delivery control System
Vertical Slope
Vertical Shift
Video Signal Processor (on Cosmic)
Voltage Synthesis Tuning
Luminance/Chroma signal, S-VHS
Luminance Y and colour difference signals (Pr - red, Pb - blue, colour bar
100% saturation)
Luminance (Y) and colour difference signals (U and V).

Audio Preset:

Pre-defined audio reproduction settings stored in NVM. The values of the

items in a Preset can be set in service.
SCAVEM:
SCAn VElocity Modulation
User 1:
User defined setting for height of a 16:9 picture setting
User 2:
User defined setting for the zoom and the scroll of a 16:9 picture setting
Indicator:
An on screen object, giving textual or graphical information on user
commands or system events
NVM:
Non Volatile Memory, used to store user and service/factory settings
Program:
A broadcasted TV signal received via the tuner. A program can be identified
by the frequency by which it is transmitted.
Source:
The selected input of the TV receiver. This can either be a the front end (i.e. a
program) or an external AV source
Video Preset:
Pre-defined video reproduction settings stored in NVM. The values of the
items in a Preset can be set in service.
White tone:
Pre-defined values for the white point RED, GREEN and BLUE settings. The
values of the white point settings for each white tine setting can be set in
service.
Hue:
Tint
First/last program: 0-99 for 100 programs available
Available program:
First available program is the lowest program number in NVM that is
marked as not skipped. When all programs are skipped then the lowest
program number is used. Last available program is the highest program
number in NVM, which is marked as not skipped. When all program numbers
are skipped then the highest program number is used.

15

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

Program number: A program number identifies a location in NVM. At this location all program
information, like frequency, lock, AFC, etc., can be found. Selecting a program
invokes activating the program information.
Last status:
A variable can be classified as last status' setting. Settings that are classified
as last status are stored in NVM. The following settings are part of the last
status:
Program number
Volume
Audio Preset
Video Preset
Aspect ratio
WSS:
Wide Screen Signalling
Letterbox:
When a 14:9 or 16:9 format movie or picture on 4:3 transmission displayed
on 4:3 set, black bars on top and the bottom of the screen are displayed. This
is called letterbox or 4:3 letterbox.

16

VESTEL Detailed Hardware Design Specification

17MB21-00

3.2.

Copyright 2003 VESTEL Group of Company

All rights reserved. Passing on and copying of this document, use and communication of its contents not permitted without written permission from VESTEL

No

3.2.1.

09.09.2005

Basic Components
Title
VCTI

Description
Video-Controller-Text-IFAudio IC Family

Supplier
Micronas

TSU33AWL
or
TSU36AWL
74HC4052
74HC4053
TDA2822M
LM1117

XGA LCD controller with analog interface and

Single(TSU33AWL)/Double(TSU36AWL) LVDS
Transmitter
Dual 4- channel analog
multiplexer/demultiplexer
triple 2-channel multiplexer
Dual Low Voltage Power Amplifier
800mA Low Dropout Linear Regulator

KA78L08
IRF7314
NTGS3446

3-Terminal 0.1A Positive Voltage Regulator

Dual P-Channel Mosfet
Single N-Channel Mosfet

Philips
ST
National
Semiconductor
Fairchild
IR
On-Semi

FDC642P

Single P-Channel Mosfet

Fairchild

Mstar
Philips

VCTI

VCTI49xy is composed of microcontroller, video proccessor, display and deflection processor,

sound proccessor and IF blocks as shown in below Figure .

Fig

VCTI49xyl family has two package types; PSSDIP88 and PMQFP144. PSSDIP88 package is
chosen because of its compatibility for soldering in production. PSSDIP88 package has two

17

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

versions; 1 and 2. PSSDIP88-2 package is the pinning mirrorred version of PSSDIP88-1 and is
preferred to be used for layout compatibility.

18

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

3.2.1.1.

Block Diagram and Specs

3.2.1.2.

Pinout

Figure : Pin configuration

19

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

3.2.1.3.

VCTI Port Allocation

PIN
NO
47
48

PORT
NAME
P10
P11

SIGNAL NAME TYPE

FUNCTION

HW RESET
Rx/LED*

O
I/O

49

P12

Tx/Led*

50
51
52
53
54
55
56

P13
P14
P15
P16
P17
P20
P21

VCTI_VS
Key
AV1_Status
Program status
ON/OFF
BKL_ON/OFF
CS

O
I
I
O
O
O
O

62
85
27
28

Safety
Vert+
P22
P23

VCTI_HS
IRQ
WP
IR

O
O
O
I

Mstar reset
for IDTV communication/WOIDTV
for IDTV communication/WOIDTV
Vertical sync. output from vcti
Keyboard function select
Scart1 function select.
For 4052 Switch control
Power switching signal
Backlight on/off
Communication between VCTI
and Mstar
Horizantal sync. output from vcti
for IDTV communication
Write protect for vcti
Infrared Receiver

NOTE

* Ths ports are used for different functionality according to IDTV support. In IDTV case Mute and
Led functions are controlled by Digital Board.

3.2.2.

TSU3XAWL

The TSU33AL is total solution graphics processing IC for LCD displays with panel resolutions up to
XGA. It is configured with a high-speed integrated triple-ADC/PLL, a high quality display
processing engine, and an integrated multi-purpose output display interface that can support LVDS
panel interface formats. To further reduce system costs, the TSU33AL also integrates intelligent
power management control capability for green-mode requirements and spread-spectrum support
for EMI management.

3.2.2.1.

Block Diagram

20

VESTEL Detailed Hardware Design Specification

17MB21

3.2.2.2.

11.05.2006

Pinout

21

VESTEL Detailed Hardware Design Specification

17MB21

3.2.2.3.

11.05.2006

PW1306 Port Allocation

PIN NO PORT NAME SIGNAL NAME TYPE

36
PWM0
A/A_DIM
O
37
PWM1
PVCC_ON/OFF O

3.2.3.

FUNCTION
Backlight Brightness adjustment
Panel Supply Voltage On/Off

NOTE

74HC4052

DUAL 4-CHANNEL ANALOG MULTIPLEXER/DEMULTIPLEXER

The 74HC4052 are dual 4-channel analog multiplexers or demultiplexers with common select logic.
Each multiplexer has four independent inputs/outputs (pins nY0 to nY3) and a common input output
(pin nZ). The common channel select logics include two digital select inputs (pins So and S1) and an
active LOW enable input (pin ). When pin =LOW, one of the four switches is selected (lowimpedance ON-state) with pins S0 and S1. When pin =HIGH, all switches are in the highimpedance OFF-state, independent of pins S0 and S1.

Pin Configuration

22

VESTEL Detailed Hardware Design Specification

17MB21

3.2.4.

11.05.2006

74HC4053

74HC4053 are triple 2-channel analog multiplexers/demultiplexers with a common enable input ().
Each multiplexer /demultiplexer has two independent inputs/outputs (nYo and nY1), a common
input/output (nZ) and three digital select inputs (S1 to S3). With LOW, one of the two switches is
selected (low impedance ON-state) by S1 to S3. With HIGH, all switches are in the high
impedance OFF-state, independent of S1 to S3.

Pin Configuration

3.2.5.

Logic Symbols

TDA2822M

Dual Low Voltage Power Amplifier

TDA 2822M is a monolithic integrated circuit in 8 lead Minidip package. t is intended for use as dual
audio power amplifier.

Pin Connection (Top view)

23

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

Stereo Test Circuit

3.2.6.

LM1117

3.2.7.

KA78L08

The LM1117 is a series of low dropout voltage regulators with a dropout of 1.2V at 800mA of load
current.
The LM1117 is available in an adjustable version, which can set the output voltage from 1.25V to
13.8V with only two external resistors. In addition, it is also available in five fixed voltages, 1.8V,
2.5V, 2.85V, 3.3V, and 5V. The output voltage is adjusted according to the formula shown in Figure

KA78LXXA series of fixed voltage monolithic integrated circuit voltage regulators are suitable for
application that required supply current up to 100mA.

24

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

KA78LXX Internal Block Diagram

3.2.8.

IRF7314

Dual P-Channel Mosfet.

*Extremely Low On-Resistance
*Fast Switching Speed

3.2.9

NTGS 3446

N-Channel Mosfet
*Ultra Low RDS(ON)
*Fast Switching Speed

25

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

3.2 10

FDC642P

P-Channel Mosfet
*Ultra Low RDS(ON)
* Fast Switching Speed
* Low Gate Charge

3.3.
3.3.1.

Board Connectors, Headers & Jumpers

Scart Connector1 (PL301)
Pin Signal
Description
1 SC1_R_OUT Audio output (right)

Signal level
0.5V rms
26

Impedance
<1kohm

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

Pin Signal
2
SC1_R_IN
3 SC1_L_OUT
4
5
6
SC1_L_IN
7
SC1_B
8 AV1_STATUS
9
10
11
12
13
14

SDA
SC1_G
SCL

15
16

SC1_R

Description
Audio input (right)
Audio output (left)
Ground (audio)
Ground
Audio input (left)
Blue input
Function select (AV
control)
Ground
For flash update
Green input
For flash update
Ground (red)
Ground (blanking)
Red input or
Chrominance input

SC1_IN_FB RGB switching control

Ground (video input &

output)
Ground (RGB switching
18
control)
Video output
19 SC1_V_OUT
(composite)
Video input (composite)
20 SC1_V_IN
or Luminance input
Common ground
21
(shield)
17

3.3.2.

Signal level
0.5V rms
0.5V rms
0.5V rms
0.7V
High (9.5-12V) - AV
mode
Mid (5-8V) - Widescreen
Low (0-2V) - TV mode
Digital
0.7V
Digital
-

Impedance
>10kohm
<1kohm
>10kohm
75ohms

75ohms
-

0.7V / 0.3V

75ohms

High (1-3V) - RGB

Low (0-0.4V) Composite

75ohms

1V including sync

75ohms

1V including sync

75ohms

>10kohm

PC Connector-(1x15 PL303)
Pin #

Logic

I/O

1
2
3
13
14
12
15
9

Analog
Analog
Analog
TTL
TTL
TTL
TTL
Power

I
I
I
I
I
I/O
I
I

Signal
Description
Red Component
Green Comp.
Blue Comp.
Horizontal Sync
Vertical Sync
I2C Data
I2C Clock
+5V
27

Signal
Level

Impedance
75
75
75

VESTEL Detailed Hardware Design Specification

17MB21

3.3.3.

11.05.2006

Pin #

Logic

4,5,6,7,8,10
11

Ground
No
Connect

Signal
Description

Signal
Level

Impedance

DVB Connector (2x12 PL302)

Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24

3.3.4.

I/O

Symbol
DVB_IN_R
GND
DVB_IN_G
GND
DVB_IN_B
GND
DVB_IN_CVBS
GND
DVBL
DVBR
GND
GND
AGC_DVB
LEDCON
DVB_SW
Muteport
N.C.
RXD
TXD
IRQ
GND
GND
SDA_DVB
SCL_DVB

Description
DVB Red Signal
Ground
DVB Green Signal
Ground
DVB Blue Signal
Ground
DVB Video Signal
Ground
Digital Sound Left
Digital Sound Right
Ground
Ground
DVB AGC Signal
Led Control Port
DVB Sound Switch port
Mute Control Port
N.C.
Receive
Transmit
Interrupt Request
Ground
Ground
DVB Data Signal
DVB Clock Signal

Side A/V Connector (1x8 PL304)

Pin Signal
1
2
3
4

FAVINL
Gnd
FAVINR
Gnd

CVBS_IN

6
7

Gnd
SVHS_C

Description

Signal level

Audio in (left)
Ground (audio)
Audio in (right)
Ground (audio)
Function select (AV
control)
Ground (audio)
Chroma input

0.5V rms
0.5V rms
-

Impedanc
e
>10kohm
>10kohm
-

1V including sync

75ohms

0.7V

75ohms

28

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

Pin Signal
8

3.3.5.

SVHS_Y

Description

Signal level

Luma input

0.7V

IDTV_IF Connector (1x3 PL100)

Pin
1
2
3

3.3.6.

Signal
GND
3v3_STB
5V
IR
VIN

Signal
GND
KEY
Soft SW
KEY

Description
Mechanic Switch
Ground
3.3 V Standby
ON/OFF
Infrared
Supply

Description
Ground
AV Tact SW
Soft SW
Program and Volume SW

MSTAR Debug Connector (1x4 PL105)

Pin
1
2
3
4

3.3.10.

Signal
MECH_SW
GND
3v3_STB
5V
IR
VIN

Keypad Connector(1x4 PL103)

Pin
1
2
3
4

3.3.9.

Description
Ground
3.3 V Standby
ON/OFF
Infrared
Supply

Led Connector W/MECH SW(1x6 PL102)

Pin
1
2
3
4
5
6

3.3.8.

Signal
IF2
IF1
Gnd

Led Connector WO/MECH SW(1x5 PL101)

Pin
1
2
3
4
5

3.3.7.

Impedanc
e
75ohms

Signal
RXD
TXD
GND
5V

Description
Receive
Transmit
Ground
5 Volt

Flash Prog. And VCTI Debug Connector (1x5 PL104)

29

VESTEL Detailed Hardware Design Specification

17MB21

3.3.11.

11.05.2006

Signal
5V
KEY
GND
HWSDA

Description
ON/OFF
Key signal
Ground
Data signal (VCTI side)

HWSCL

Clock signal (VCTI side)

LVDS Panel Connector(2x10 PL403)

Pin
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20

3.3.12.

Pin
1
2
3
4

Symbol
PVCC
TXOUT3+
PVCC
TXOUT3V3_3D or LVDS_GND
TXCLKOUT+
LVDS_GND
TXCLKOUTLVDS_GND
TXOUT2+
LVDS_GND
TXOUT2LVDS_GND
TXOUT1+
LVDS_GND
TXOUT1LVDS_GND
TXOUT0+
LVDS_GND
TXOUT0-

Speaker Right Audio Out (1x2 PL500)

Pin
1
2

3.3.13.

Description
Panel Voltage
LVDS Signal(+)
Panel Voltage
LVDS Signal(-)
+3.3V or Ground
LVDS Signal(+)
Ground
LVDS Signal(-)
Ground
LVDS Signal(+)
Ground
LVDS Signal(-)
Ground
LVDS Signal(+)
Ground
LVDS Signal(-)
Ground
LVDS Signal(+)
Ground
LVDS Signal(-)

Signal
Right+
Right -

Speaker Left Audio Out (1x2 PL501)

Pin
1
2

Signal
Left+
Left 30

VESTEL Detailed Hardware Design Specification

17MB21

11.05.2006

3.3.14.

Side Headphone Connector (1x5 PL502)

Pin
1
2
3
4
5

Signal
Right+
Right+
GND
Right+
Right+

Description
Right sound
Right sound
Ground
Right sound
Right sound

IN
Out
Out
IN

3.3.15 DVD Audio Connector (1x6 PL308)

Pin
2
3
4
5
6

Signal
DVD_L
GND
DVD_R
GND
DVD_SENSE
DVD_IR

Description
DVD Audio Left
Ground
DVD Audio Right
Ground
DVD On Sense
DVD IR Signal

3.3.16 DVD Video Connector (1x3 PL307)

Pin
1
2
3

Signal
DVD_Y
DVD_C
Gnd

Description
DVD Luma Signal
DVD Croma Signal
Ground

31

input for HP
output for HP
output for HP
input for HP

+ 3B/ 5B2 87

SCART

$ 9B67$78 6

5* % )%

6&B/ 5 B2 8 7

6&B9B2 8 7

6&B9B,1

6&B/ 5 B,1

/ ,1 ( B/ 5 B2 8 7

6,' ( < &

0 $ ,1 < &

%$ 9B&9%6

%$ 9B/ 5 B,1
3&B/ 5 B,1

6 $9B&9%6

6$ 9B/ 5 B,1

3&B/ 5 B,1

+ 3B/ 5 B2 8 7

63 . B/ 5

5 * % + 6 96
<3 E3U 62 <

3& ) $ 9B6:
' 9% 6:

63. B/ 5

%&

<*

&9%6

8 $ 57

,54

' 9%B6:

3& ) $ 9B6:
&2 1 75 2 / 32 5 7

TUNER