IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. PE-1, NO.

4, OCTOBER 1986 215

A New High Frequency Cycloconverter

SHIN OKADA, TERUO TANAKA, AND HIROSHI KASAHARA

Abstract-A new ac to ac frequency converter which uses three pairs - Lo- d

of back-to-back thyristors, anid converts three-phase power frequency 0-
to a single-phase higher frequency, is introduced. In the same type of 3 X
coniverters made public recently, which use two six-pulse fully con- SUPPLY
trolled bridge rectifiers, high frequency current ptulses must be fed to
the load tank circuit through two thyristor switches in series. But in
the system presented here, each pulse flows through either one switch
or two parallel switches, so that it is expected to provide good efficiency
with the advantage of a small parts count. Features inherent in this
type of converter such as stable operation, high power factor and low
harmonics are also maintained. Load

I. INTRODUCTION SUPPLY
S EVERAL types of ac to ac cycloconverters which con-
vert the three-phase power frequency to a single phase Fig. 1. Relationslhip of thyristor switches and load.
higher frequency without an intermediate dc link have
been described in recently published literature [1]-[3]. It
is common that two six-pulse fully controlled bridge rec- 30 SUPPL -
_

tifiers are used, so each current pulse fed to the load tank - ~j)Vi
circuit flows through two thyristor switches which are Vcuh77 Tc7V VCsw Loud t(lnk
connected before and after the load (Fig. 1 (a)). The work a P
presented here introduces a cycloconverter in which these H;U Lsuu ILvLi Lsw
two switches are reduced to one or sometimes two in par- -7SIIs V3 '3L _ _
allel, resulting in low switching losses (Fig. 1 (b)). i J
It is said the drawbacks accompanied by this type of
cycloconverter are poor stability, input current unbalance
vcvl (a)
and lower input power factor. But as shown later, there
are no serious indications from these points of view for V
this circuit.
The operation of the converter with a parallel compen- 2 4

sated load is described with the circuit parameter require- -

-2 --,
ments.
Several simplified models are developed to explain and (b)
analyze the operation. The predicted results by these anal- Fig. 2. (a) Main circuit. (b) Commutation method.
ysis and experimental data show that this frequency con-
verter has a number of advantages over the existing sys-
tems. the capacitor compensated load tank circuit lip -- R
II. THE CYCLOCONVERTER SYSTEM CJ)
The operation of the circuit is as follows. In Fig. 2 (b),
A. Power Circuit Description at t = t1 when vp = 0 and capacitors C l and C'v are
The power circuit of this converter is shown in Fig. 2 charged at the polarity shown in this figure, a thyristor S1
(a). A three-phase power source is connected to each ceni- is turned on to produce the positive half ringing current i,
ter-tap of three reactors Lh (the center dot is for u, v, or through the path: C50 - - - Cs - load. The flow
w) and 1 KHz-5 KHz high frequency power is obtained at du4rng the negative half of 4, is also possible through
Csyw S2 Lou C5s load, if S% is turned on at t t
Manuscript received September 23, 1985; revised April 22, 1986. This when Cs0 and C'w are charged as shown inl the figulre.
work was presented at the Power Electronics Specialists Conference, Tou- The basic ideal operation of the converter is shown in
louse, France, June 24-28, 1985. Fig. 3, where six trigger pulses synchronsized with volt-
The authors are with the Departmnent of Electrical Engineering, Tokyo ag sv + v'v n +v
Dlenki Unliversity, Kanda Chiyodaku, Tokyo, Japan. ae cu + cu' CVc +~u an + vs,, re shown, to
IEEE Log Number 8609477. gether with the three back-to-back thyristor currents is,,
0885-8993/86/l000-0215$01.00 : IEEE 1986

Authorized licensed use limited to: DOUGLAS UKE. Downloaded on May 21, 2009 at 08:04 from IEEE Xplore. Restrictions apply.
216 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. PE-1, NO. 4, OCTOBER 1986

Sum of two copocitor voltages _3 0___ SUPPLY -

Vcu +
C Cy
VCV V -C-W--
CW
U

'-~~' XI1 X t Load tank

7 . 7 '~~ ~ ~~ ~ ~~~~~~~~~~~~~~su
[SW
circuit

D 1] ] 0 0 Gate pulses for Si

1~ S3
forS 1 0 0 n o n 1
for S2 a 0 a n 0 T '5 Isu+ SW)
[1 0 0 1] for S'2 Fig. 6. In the case of S, and S3 are turned on concurrently.
ROn for S3 1 1 1
for S3' f 0 110 n
isu:Current through 1) It is possible to turn-on two thyristors of different
through SI Si v phases concurrently (Fig.to6), that expands the op-
s2,S'2 A u erating period from 1200 nearly 1800, which con-
V
U i through n tributes to suppressing the input current distortion.
3,5 2) The magnitude of ringing current is is regulated to
is nearly constant that improves efficiency in the load
tank circuit.
B. Logic Circuit Requirement
Fig. 3. Relationship between capacitor voltages, gate pulses and currents. The basic requirements of the logic circuit are quite
simple. If the output power control is not necessary, it is
sufficient to fire all positive three thyristors S1, S2, S3 at
instant t, in Fig. 2 (b), and negative three S', S', S' at t3.
Lh One or two thyristors to be conducted are chosen auto-
6Hgh matically according to the maximum/minimum capacitor
7limpedance VP voltage sum of (C,,, and C'u),
(Cs, and C',,) and (C,,, and
I T+ )
If output power control is necessary, the logic should
be modified to have a phase-delay capability and timing
Fig. 4. Impedance of Lh as viewed from the load. control of firing signal. It is also necessary to provide a
turn-off time delay to ensure adequate turn-off times,
which must be less than t3 - t2 in Fig. 2 (b).
L.s III. ANALYSIS OF THE CYCLOCONVERTER
In this chapter two simplified models on the cyclocon-
cp 1 Rp equivalent circuit as viewed
verter are derived. One is the
Lp from a power source which is useful to obtain steady-state
input characteristics such as input power, power factor
and the effects of circuit constants. The second model is
the one viewed from load circuit which is useful both to
Fig. 5. Replaced 4 instead of three L_.s obtain analytical expressions of the output currents and to
fix a parameter necessary in the first equivalent circuit.
isV, and is, and resulting current is (-i,U is, in,,)
+ + which The operation described in Section II.A where two thyris-
is fed to load tank circuit. tors of different phases are turned-on concurrently is not
By this turning on of the thyristors alternately, se- considered here for the simplicity of analysis.
quenced from one pair to the other, it is possible to pro-
duce a continuous sinusoidal load voltage vp of nearly A Equivalent Circuit as Viewed from Power Source
constant magnitude. Fig. 7 shows the case where SI opens and closes during
Reactors Lh. are for low pass input filters combined the period from phase 300 to 150 of v-1 (=v-. + v'0).
with C5_ and Cs_ and suppress the high frequency feed- The voltage v,1 and current iSU, waveforms at various points
back current i from the load (Fig. 4). Energy stored in during the positive half period of vc1 are shown in Fig. 8.
C__ and C't is fed to the load tank circuit by the series In Fig. 8 (a) vc1 takes a nearly sinusoidal waveform of the
resonance with ringing reactor L5. For only this purpose same period as the power source voltage although the
it is possible to replace these L50, L50, and LSW with one L5 charge-and-discharge of series capacitors Cs0 and Cs0 is
as shown in Fig. 5. But the following advantages can be repeated at intervals of AOp. The waveform of i50 is shown
obtained by this separation of Ls in addition to the effect in Fig. 8 (b). The magnitude of pulse current iJ, (j = 1
of suppressing dv/dt: N) is proportional to vc1 and therefore its envelope var-

Authorized licensed use limited to: DOUGLAS UKE. Downloaded on May 21, 2009 at 08:04 from IEEE Xplore. Restrictions apply.
OKADA et al.: NEW HIGH FREQUENCY CYCLOCONVERTER 217

C- 1 Csu
Cg Su Phase-u e

e- Eu L h tL
s vM

Cl 10p to>I,

Fig. 7. Phase-u currents iwhrand in, in case of switching of Sc. Cto vscuu
Fig. 9. Phase-u equivalent circuit.

which has the same frequency as the power source volt-

I lI02
II. .

su I t^(area Al) 1l age. Then ill is of the same phase as vof. This relationship
can be expressed by the following phasor notation:
o it> '5
V~~~~~~~~~~~~1V-VIu
'=
Rill (5)
1 --- -------N where Voain Vc1 V' I, correspondi to v,1, vc,
C9

o1' r H
lvt
Ith espe
which illmeans
r
Ill isvly, and is the equivalent resistance,
of the same phase as Vc1. The current
Fig. 8.Wvo s of phase-u voltage and1current. flows from thepositivte teninal of C5u and returns to
the negative terminal ofC,ne
the So, it is equivalent to
connect a suitable impedance Z1 parallel to C as shown
oFig.5 ~. in Fig. 9. The imaginary part of n1 is not zero because I'l

Interval AG1, is sufficiently short in comparison with half Vc = Z,lI, (6)

period of power source voltage. Hence the magnitude ofs= a -Ia. (7)
the envelope of vCi varies little during Aof. Thus and flw out ofthn
charges by the same amount when C5s, and Csv is dis- From (5), (6) and (7), we can obtain
charged. Hence the power source of phase-u has to supply+ =(
a load current iS1a of which the time integral is equal to the of impedance
quantity of electric charge carried by jth pulse ig.More Equation (8) means that the imaginary parts of Z1 and Z2
precisely, Aj and AJ defined by have the same magnitude and opposite sign. Z2 iS also
cAae0b
J
su+w
-i,U dO, AJ - 0 11iU dO (1)
connected parallel to Cv that results in the equivalent
circuit (Fig. 9) for phase-u.
30a We denote the current e that flows through Zs in Fig.
have to be such that 9 by l and current 1/3 that flows through Z2 by o2
A *A2= AJ.
where ot3 iS the current derived from current flows through
(2) CSw, S3 and C5U-
=u 2il 3 1=jL11 oI4 10
In phase-u, there AJ~~~~~~~ ~ ~~~~~~~~~~~~
exists a no-load current if i (charging d@Ia-j9
For u analysis
the simplicity of the following iJo Al
we sep(9)
current of Cet)in addition to the load current rate Lh in Fig. 2(a) into L and M as shown in Fig. 9. From
NuFig. 9, we can obtain,

According to (2), the average sinG. Ij given by

current
1j1~~~~ (4) 3Lthat floM s hw
it
L inFi. 2(a- 2noLadMa + 22 .Fo(9)
nFg
ct: power source angular frequency.
I) = A/AGp From the fact that phase , v, w are balanced and delayed
varies sinusoidally in proportion to vc1 and therefore it is 1200 from each other, we can obtain,
expressed as lt l ='a l = /0
1 E02
u -a2Iul
/3 = = -a I0
then 4,, can be regarded as consisting of rectangular- _
a
shaped currents each of magnitude I3 and interval AG, as a = ---j-. (10)
shown in Fig. 8 (c). Let ill denote that component of it e 2 2

Authorized licensed use limited to: DOUGLAS UKE. Downloaded on May 21, 2009 at 08:04 from IEEE Xplore. Restrictions apply.
218 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. PE-1, NO. 4, OCTOBER 1986

Reactor current Iu1t,42 iS obtained by using Io as follows: 0.6

iul = ict + io0 = (fjrCZl + l)o 0.5

4u2 = c2 + '02 = a(jCZ2 + 1)Io 00.0I X

0.4 -005
c=cs=~ (11)
03
0.2
If we substitute (9) by (10) and (11), then 10 is also elim-
inated, and replacing Z1, Z2 by 0.2 0 0 0
Zl= r1 + jx1 21 = r, + jxl ~~~~~~~~~~0
0. 0.2 0.3

Fig. Relationship
22= a,
10. between b and k.
r2 + jx2 (12)
we can obtain, wp: output angular frequency
2(r2 +
rl= 13X 2) + '13P C =CCs v (20)

x= -(x2 - rD - P (13) 2) Determine conduction ratio k by the following equa-

2 tion:
where
w(L +M) a -bk2 2( 17 (21)
2(1 -w2CL - 2CM), (14) 7r (1 -k/
k is defined by T1 and T2 in Fig. 2(b) as follows,
From (8) and (12),
k = TIlT2. (22)
r1 + r2 = R
3) R can be obtained as follows,
X1 + X2 = 0 (15)
From (13) and (15), we can obtain R = 1.06T wo (23)
1 2~~~~~~~~~~~~~~~~k
I=2 R + P (16) Fig. 10 shows the relationship between a, b and k.
T
IV. MAIN CIRCUIT CONSTANTS AND OPERATING
1 2
r2 = -R - P (17) CHARACTERISTICS
2 We can analyze the effect of circuit constants on the
1 R operating characteristics using the equivalent circuit in
XT = R (18) Fig. 9, as Z1, Z2 can now be calculated from given circuit
2N5
-,,13constants. Figs. 11-15 show the characteristics of input
1 R power and power factor calculated by using the equivalent
2 R (19) circuit (Fig. 9) with an increase of Q, Ls, Cs, L and M
respectively (mark -A- -A-). In each figure the results
Equations (16)-(19) mean that we can evaluate Z1, Z2 in are compared with those calculated by direct simulation
Fig. 9 if R is fixed. The relationship of R with given cir- of the original circuit-Fig. 2 (a) (mark -0- -A-). It is
cuit constants are derived in the next section. clear from these results that they have good coincidence
qualitatively except at the lower part of Cs in Fig. 13
B. Equivalent Load Resistance R where the approximation that the capacitor voltage of Cs
Equation (5) means that R is the equivalent resistance is nearly sinusoidal becomes less satisfied with the de-
which determines ill for the given capacitor voltage Vcu crease of Cs. Quantitative differences are due to the fol-
and Vc. Therefore R should be calculated from the in- lowing three reasons. The first is due to the above men-
stantaneous value of iu in Fig. 8 (b) considering the cir- tioned approximation that waveforms are sinusoidal, the
cuit constants L,,, C.,, and load tank circuit. This proce- second is due to the fact that the firing control logic in
dure to determine R has already been published in [4] and simulation allows the operation mode described in Fig. 6,
the abstract is shown in the Appendix. We show here only which is neglected in the derivation of the equivalent cir-
the procedure to calculate R. cuit for the simplicity of analysis. Under the operation
1) Define the parameters a and b by the following equa- described in Fig. 6, the range of current pulses i5s, in Fig.
tions: 8 (b) expands from 30-150 to nearly 0-180 . The third
a = (L5/Lp)I(wopLpIRp) reason for the quantitative difference is due to the several
approximations in the process of calculating equivalent
b-=(Cp/C0)/(wpLp/Rp) resistance R in Section JIII.B. A curve in Fig. 13 with the

Authorized licensed use limited to: DOUGLAS UKE. Downloaded on May 21, 2009 at 08:04 from IEEE Xplore. Restrictions apply.
OKADA et al.: NEW HIGH FREQUENCY CYCLOCONVERTER 219

100 ~~~~~~~~~~~~~~~~~~~~~100
0.5 0.5
90- 90
L 6mH =
17 >
80 L M =3.5mH C 80- P n
Cs= 60pF C
L_5=100 -10H 0.4
Pn Lp=120y1-1
Cp= 60pP1`
a
3OL =6mH Lp= 120pH
M = 3.5mH Cp= 60pF
1~~~0.3 Ls=!OOpH Rp=0.t177'0
~~~~~~
I CL~i 0.3
~~~~~~~~~~~~~~~~~~~~~~~~0.3
by s
m eo by equivalent circuit method
-e_- _---by equiv alent circuit (R: obtaiined from simu ation).
method.

6 8 10 12 14 16
90.2 40 60 80 100 120
02
Load 0 factor Capacitance Cs [yl I
Fig. 11. Input characteristics vs. Q. Fig. 13. Input characteristics vs. C.

100 P 1000

n90L pf 90 05p

80 _ 3 80

0-4 cL O f PSn0.4 L
Pin

L 6mH v6p
M = 3.5mH LvC| OOpH 03
Cs =6OpF 0.3 Lps=t2Op0jH03
L p= t2OpH
C p 60p`F
C p= 6jpl`
=
Rp = 0.1 7 7Q
Rp = 0.17 70 M = 0.58L

0.2 0.2
100 120 140 160 180 4 6 8 10 12 14
Inductance Ls [pH] Input filter's L [mH]
Fig. 12. Input characteristics vs. L,. Fig. 14. Input characteristics vs. L.

mark (-w- -U-) shows the results by using the R obtained
not by the process described in Section III.B, but by cal-
culations based on the voltage and current values from the
simulation. It is expected from these results that we can
obtain better coincidence quantitatively if the more ac-
curate method to calculate R is applied to the same equiv-
alent circuit.
Next we discuss each effect of circuit constants follow-
ing the results of Figs. 11-15. In the figures, input powers
correspond to unit input phase voltage.
Effect of Load Q Factor (Fig. 11): Q is increased by
reducing Rp with constant LP and Cp. As shown in this
figure, although power is decreased with the increase of
Q, the power factor maintains a high constant value.
Effect of Inductance L, (Fig. 12): The increase of L,
results in an increase of k = T1/T2 (increase of T1). But
that does not result in an increase of power. This is be-
cause of the decrease of i0 with the increase of L0. If we
want to increase the input power, it is effective to decrease
L0. The input power factor is kept invariant with the
change of L0.
Effect of Capacitance C0 (Fig. 13): As mentioned
above, the variation of the input power at the small value
of Cs shows a difference between the results by the sim-
ulation and those by the equivalent circuit. The increase
of Cs beyond the range of this figure shows better coin-
cidence because the envelope of capacitor voltage of C,
comes near to sinusoidal with each increase of C,.
Effect of Input Filter's L (Fig. 14): The power factor
curves in Figs. 11-15 are in the phase angle of lead. In
Fig. 14, where inductance L is increased, the character-
istics of the increasing power factor means that the phase
angle is transferring from lead to lag. But the change is
not so remarkable that the increase of L induces negligible
variation in input power factor. It is also clear from the
figure that the input power is also invariable with the in-
crease of L.
Effect of Input Filter's M (Fig. 15): The increase of
mutual inductance M of input filter reactance Lh produces
little effect on input power and power factor. However,
by the reason mentioned in Section II, M has such a re-
markable effect on suppressing input current harmonics
that the variation of M is effective in controlling the har-
monics without the change of input power and power fac-
tor.
V. INPUT CURRENT HARMONICS
The converter has good characteristics for input current
harmonics. It can also be shown by deriving a simplified
equivalent model for harmonics. In this circuit, the elec-
tric charge stored in capacitor C__ and C'_ is the main
source of the energy which is fed to the load by the

Authorized licensed use limited to: DOUGLAS UKE. Downloaded on May 21, 2009 at 08:04 from IEEE Xplore. Restrictions apply.
220 IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. PE-1. NO. 4, OCTOBER 1986

I _h = 18(mH)
-
0.5 - M= O
90 Pt

-
----- M= 3(mHI
,-~ 90 Pn, lo- '/_ _ | M 31rn
80 45- 1
~~~~~~~
~~~~~~0.45

L e6mH
= 0- E A |
5
_ Cs-60pF = S| t
Ls = 1OOpiH 0.3 I
Lp= l2OpHfsl
Cp= 60pF - 17
Rp= 0.1770 r -17

________________-'--)0.2 20 30 40 50 60 70
0 t 2 3 4 5 Ringing capacitance Cs IpFJ
Input filter's M [mH] Fig. 18. Input current harmonics calculated by simulation of original cir-
Fig. 15. Input characteristics vs. M. cuit.

QVnc C ~ -X Csu
L+M LtM

-M Rh/2 -M Rh/2

in .Rh/2 R1,2

L+M L+M

t H Cu 9 N- Vnc 2

(a} (5b)
Fig. 16. Circuit model of input current harmonics.
Fig. 19. Output, input voltage.

.3~~~~ ~h=8(mHI
~R,~
3

M'= 0
M= 3(mH)

c -X/1 131/l
B A

~ ii.7. ~ Fig. 20. Ringing current i + in case of Fig. 6.

30 40 50 60 70 tained by direct simulation of the original circuit. In both

f,ng,,lg capac,tance Cs (pF!
Fig. 17. Harmonics obtained by circuit model (Fig. 16).
switching of thyristors. So, we consider C, and Cs as the
voltage sources of higher harmonics. Fig. 16 shows the
single phase harmonic model, where VnCt and Vc2 are cor-
responding to the each voltage source of Cs, and C,. re-
spectively and Rh shows the coil resistance of the reactor
Lh. The input current harmonic from the power source is
equal to the sum of two currents that flow through in-
ductance (-M) in model (a) and (b) (principle of super-
position).
It is shown from this model that we can decrease a spe-
cific harmonic significantly by setting L + M and C,
(=C,') to such constants as resonate to the harmonic be-
cause the current flows through a loop shown in the figure
and not through the branch of (-M) in this case.
Fig. 17 shows the fifth and seventh input harmonics ob-
tained from this model, and Fig. 18 shows the results ob-
figures, points A and B correspond to the case where the
circuit constants are such that resonate to the fifth and
seventh harmonic respectively. It shows good coinci-
dence with Fig. 17 qualitatively and so the propriety of
this model is evident. It is indicated that the optimum de-
creasing of harmonics is possible by the conditions: 1) Set
the constants L + M and C, (= C,) resonate to the fifth
harmonic, 2) Set mutual inductance of Lh to differential
connection. The capacitor value C, can be set larger than
this value if necessary because that has little influence for
increasing of harmonics.
VI. EXPERIMENTAL RESULTS
Fig. 19 shows an example of output voltage vp (2KHz)
in comparison to input voltage e. (50Hz). Fig. 20 shows
the above mentioned case (Fig. 6) where current i + is fed
as the sum of two currents i+ and i+. Fig. 21 shows a
result of input power factor and input, output power with
respect to load Q factor. As shown in this figure it pre-

Authorized licensed use limited to: DOUGLAS UKE. Downloaded on May 21, 2009 at 08:04 from IEEE Xplore. Restrictions apply.
 OKADA el al.: NEW HIGH FREQUENCY CYCLOCONVERTER 221
100 -S Sis
_90 - pf vc(v Ls

'> 80 p1 800 T- a
Input power _

Output power 600 SL or Sii

4, 4' ~^ Fig. 24. Equivalent circuit as viewed from load.

L -.mH
M - 3.8mH C
Cs = 4OpF
Ls 65pH
- 400 three-phase fixed frequency source to a single phase vari-
Lp- 249pH able frequency has been introduced.
CP - 30pF
Two equivalent circuits each as viewed from power
200 source and load have been derived. Their applicabilities
8 X0 12 14 16 have been verified by comparing characteristics obtained
Load 0 factor
from the equivalent circuit with those obtained from sim-
Fig. 21. Experimental results of input, output power and input power fac- ulation of the original circuit.
tor vs. Q.
By using those, it has been shown that the proposed
converter has good characteristics in input power facter,
,s input harmonics, and varied load condition.
APPENDIX [4]
o , From (5), R can be fixed if we know Ill for the unit
A V.l. Fig. 24 shows the equivalent circuit as viewed from
Lh= 9.6 (mOl \ load tank circuit. Series capacitors Cs,, and C,, charged to
M -3.5 (mHI WI, the voltage v,1 (= vc, + v,') by closing S is discharged as
cLp= Is=
120(pH)
90 (pH] current i,., (=i4) when thyristor SI is turned on. The neg-
a; Cp = 60 (p F\ ative pulse of is is fed from another capacitor by turning
Ll,/l p S2 or S3. We can calculate the magnitude of
on _thyristor
steady state value of is from this circuit by the approxi-
40 50 60 70 0o 90 loo mation that the positive and negative charging voltages
eaievlae
Ringing capacitance Cs [pFlIpstv
are equal vcl. Although this approximation is correct only
Fig. 22. Experimental results of input current harmonics. around the phase angle 600 of v it is possible to convert
the value into the maximum value of iis. in Fig. 8 (b), by
the assumption that the magnitude of pulse train of ii (j
= 1 - N) is proportional to vcl. Then we can calculate
il, in Fig. 8 (c) and then ill. In the process to obtain R in
section III.B, it is assumed that the waveforms of one
pulse current is and voltage vp are sinusoidal.
REFERENCES
11] S. B. Dewan, J. E. Quaicoe, "A six-pulse load-commutated cycloin-
verter with a resistive load," International Power Electronics Confer-
ence, Tokyo, 1983.
[2] V. S. Gharpure, B. Tech and G. N. Revankar, "A cycloconverter-
Fig. 23. Input current at point A in Fig. 22. linked induction heating system," L.E.E. Proceedings, vol. 130, Sep.
1983.
[3] S. Okuma, H. Kojima, I. Sasaki, and Y. Amemiya; "A cycloconverter
sents a good performance for the input power factor and system with a high frequency tank circuit for induction heating," Trans.
efficiency, despite of the fact that these data are obtained Inst. Elec. Eng., Japan, vol. 103-B, Nov. 1983.
from a small scale model in our college laboratory. It is [4] H. Kasahara, "Equivalent circuit of high frequency cycloconverter and
its application," (in Japanese) Trans. Inst. Elec. Eng., Japan, vol. 101-
expected that for practical use such as induction heating, B, no. 11, Nov. 1981.
efficiency above 90 percent will be attainable without dif-
ficulty. Shin Okada was bor in Hokaido, Japan, in 1961.
Fig. 22 shows the results on input current harmonics He received the B.E. and M.E. degrees in Elec-
corresponding to the analysis of Fig. 17 or Fig. 18. Fig. trical Engineering from Tokyo Denki University,
23 shows a waveform of input current at the point A in Tokyo, Japan, in 1984 and 1986 respectively.
Fig. 22. He joined Toshiba in April, 1986.
He is a member of the Institute of Electrical
VII. CONCLUSION Engineers of Japan.
A frequency converter which uses only three pairs of
back to back thyristors and is capable of converting a

Authorized licensed use limited to: DOUGLAS UKE. Downloaded on May 21, 2009 at 08:04 from IEEE Xplore. Restrictions apply.
222
Teruo Tanaka was born in Saitama, Japan, in
1943. He received the B.E. and M.E. degrees
from Tokyo Denki University, Tokyo, Japan, in
* l _ * 1966 and 1969, respectively.
Since 1979 he has been an Associate Professor
of Electrical Engineering at Tokyo Denki Univer-
sity and has conducted research in power fre-
! quency converters.
He is a member of the Institute of Electrical
Engineers of Japan.
Authorized licensed use limited to: DOUGLAS UKE. Downloaded on May 21, 2009 at 08:04 from IEEE Xplore. Restrictions apply.
IEEE TRANSACTIONS ON POWER ELECTRONICS. VOL. PE-1. NO. 4. OCTOBER 1986
. Hiroshi Kasabara was born in Nagano, Japan, in
1940. He received the B.E., M.E. and Dr.E. de-
grees in Tokyo Denki University, Tokyo, Japan,
in 1964, 1967, and 1981 respectively.
He is now a professor of Electrical Engineering
at Tokyo Denki University, and is engaged in re-
search in power electronics, especially frequency
converters and microcomputer control method for
power electronics and robotics.
Dr. Kasahara is a member of the Institute of
Electrical Engineers of Japan, and the Robotics
Society of Japan.