Documente Academic
Documente Profesional
Documente Cultură
PWM Current-Mode
Controller for Free Running
Quasi-Resonant Operation
The NCP1207A/B combines a true current mode modulator and a
demagnetization detector to ensure full borderline/critical Conduction
Mode in any load/line conditions and minimum drain voltage switching
(Quasi-Resonant operation). Due to its inherent skip cycle capability, http://onsemi.com
the controller enters burst mode as soon as the power demand falls
below a predetermined level. As this happens at low peak current, no MARKING
DIAGRAM
audible noise can be heard. For the NCP1207A, an internal 8.0 ms timer
8
prevents the free-run frequency to exceed 125 kHz (therefore below the
SOIC-8 1207A
150 kHz CISPR-22 EMI starting limit), while the skip adjustment 8 ALYW
D SUFFIX
capability lets the user select the frequency at which the burst foldback G
1 CASE 751
takes place. For the NCP1207B, the internal timer duration is reduced to 1
4.5 ms to allow operation at higher frequencies (up to 200 kHz). 8
The Dynamic Self-Supply (DSS) drastically simplifies the SOIC-7 1207B
transformer design in avoiding the use of an auxiliary winding to 8 D SUFFIX ALYW
1 CASE 751U G
supply the NCP1207A/B. This feature is particularly useful in
1
applications where the output voltage varies during operation (e.g.
battery chargers). Due to its high-voltage technology, the IC is 8
directly connected to the high-voltage DC rail. As a result, the PDIP-8 1207AP
short-circuit trip point is not dependent upon any VCC auxiliary level. P SUFFIX AWL
The transformer core reset detection is done through an auxiliary CASE 626 YYWWG
8
winding which, brought via a dedicated pin, also enables fast 1 1
Overvoltage Protection (OVP). Once an OVP has been detected, the 1207A/B/AP = Device Code
IC permanently latches off. A = Assembly Location
Finally, the continuous feedback signal monitoring implemented L, WL = Wafer Lot
Y, YY = Year
with an overcurrent fault protection circuitry (OCP) makes the final W, WW = Work Week
design rugged and reliable. G or G = Pb-Free Package
Free-Running Borderline/Critical Mode Quasi-Resonant Operation
Current-Mode with Adjustable Skip-Cycle Capability PIN CONNECTIONS
No Auxiliary Winding VCC Operation Dmg 1 8 HV
Auto-Recovery Overcurrent Protection
FB 2 7 NC
Latching Overvoltage Protection
External Latch Triggering, e.g. Via Overtemperature Signal CS 3 6 VCC
Vout
*
+
2 FB Sets the peak current setpoint By connecting an Optocoupler to this pin, the peak current setpoint is adjusted
accordingly to the output power demand. By bringing this pin below the internal
skip level, device shuts off.
3 CS Current sense input and skip This pin senses the primary current and routes it to the internal comparator via an
cycle level selection L.E.B. By inserting a resistor in series with the pin, you control the level at which
the skip operation takes place.
4 GND The IC ground -
5 Drv Driving pulses The driver's output to an external MOSFET.
6 VCC Supplies the IC This pin is connected to an external bulk capacitor of typically 10 mF.
7 NC - This unconnected pin ensures adequate creepage distance. (No pin on
NCP1207B)
8 HV High-voltage pin Connected to the high-voltage rail, this pin injects a constant current into the VCC
bulk capacitor.
http://onsemi.com
2
NCP1207A, NCP1207B
+
VUVLO
-
4.5/1.5ms +
Delay
Resd
HV Demag - Demag
OVP +
7.0 8/4.5ms Rint
PON + /1.44 + 10 V
mA Blanking
5.0 V 50 mV
+ - S Q Driver: src = 20
+ S* VCC sink = 10
- +
R* R Q
VCC
12 V, 10 V, Drv
5.3 V (fault) 4.2 V
To Internal Fault
Soft-Start = 1 ms
Supply Mngt. + /3 FB
GND -
1.0 V 200 mA
when Drv
Overload? is OFF
380 ns
Timeout L.E.B. CS
5.0 ms Reset
*S and R are level triggered whereas S is edge Timeout Demag
triggered. R has priority over the other inputs.
http://onsemi.com
3
NCP1207A, NCP1207B
ELECTRICAL CHARACTERISTICS (For typical values TJ = 25C, for min/max values TJ = 0C to +125C, Max TJ = 150C,
VCC = 11 V unless otherwise noted)
Rating Pin Symbol Min Typ Max Unit
DYNAMIC SELF-SUPPLY
VCC Increasing Level at which the Current Source Turns-off 6 VCCOFF 10.8 12 12.9 V
VCC Decreasing Level at which the Current Source Turns-on 6 VCCON 9.1 10 10.6 V
VCC Decreasing Level at which the Latchoff Phase Ends 6 VCClatch - 5.3 - V
VCC Level at which Output Pulses are Disabled 6 UVLO - VCCON - V
-200mV
Internal IC Consumption, No Output Load on Pin 5, 6 ICC1 - 1.0 1.3 mA
FSW = 60 kHz (Note 1)
Internal IC Consumption, 1.0 nF Output Load on Pin 5, 6 ICC2 - 1.6 2.0 mA
FSW = 60 kHz (Note 1)
Internal IC Consumption in Latchoff Phase 6 ICC3 - 330 - mA
INTERNAL STARTUP CURRENT SOURCE (TJ u 0C)
High-voltage Current Source, VCC = 10 V 8 IC1 4.3 7.0 9.6 mA
High-voltage Current Source, VCC = 0 8 IC2 - 8.0 - mA
DRIVE OUTPUT
Output Voltage Rise-time @ CL = 1.0 nF, 10-90% of Output Signal 5 Tr - 40 - ns
Output Voltage Fall-time @ CL = 1.0 nF, 10-90% of Output Signal 5 Tf - 20 - ns
Source Resistance 5 ROH 12 20 36 W
Sink Resistance 5 ROL 5.0 10 19 W
CURRENT COMPARATOR (Pin 5 Unloaded)
Input Bias Current @ 1.0 V Input Level on Pin 3 3 IIB - 0.02 - mA
Maximum Internal Current Setpoint 3 ILimit 0.92 1.0 1.12 V
Propagation Delay from Current Detection to Gate OFF State 3 TDEL - 100 160 ns
Leading Edge Blanking Duration 3 TLEB - 380 - ns
Internal Current Offset Injected on the CS Pin during OFF Time 3 Iskip - 200 - mA
OVERVOLTAGE SECTION (VCC = 11 V)
Sampling Delay after ON Time NCP1207A 1 Tsample - 4.5 - ms
NCP1207B 1.5
OVP Internal Reference Level 1 Vref 6.4 7.2 8.0 V
FEEDBACK SECTION (VCC = 11 V, Pin 5 Loaded by 1.0 kW)
Internal Pull-up Resistor 2 Rup - 20 - kW
Pin 3 to Current Setpoint Division Ratio - Iratio - 3.3 - -
Internal Soft-start - Tss - 1.0 - ms
DEMAGNETIZATION DETECTION BLOCK
Input Threshold Voltage (Vpin 1 Decreasing) 1 Vth 35 50 90 mV
Hysteresis (Vpin 1 Decreasing) 1 VH - 20 - mV
Input Clamp Voltage High State (Ipin 1 = 3.0 mA) 1 VCH 8.0 10 12 V
Low State (Ipin 1 = -2.0 mA) 1 VCL -0.9 -0.7 -0.5 V
Demag Propagation Delay 1 Tdem - 210 - ns
Internal Input Capacitance at Vpin 1 = 1.0 V 1 Cpar - 10 - pF
Minimum TOFF (Internal Blanking Delay after TON) NCP1207A 1 Tblank - 8.0 - ms
NCP1207B 3.5 4.5 5.5
Timeout After Last Demag Transition 1 Tout - 5.0 - ms
Pin 1 Internal Impedance 1 Rint - 28 - kW
1. Max value at TJ = 0C.
http://onsemi.com
4
NCP1207A, NCP1207B
1.6 2.3
1.4 2.1
1.2 1.9
ICC1 (mA)
ICC2 (mA)
1.0 1.7
0.8 1.5
0.6 1.3
0.4 1.1
-50 -25 0 25 50 75 100 125 -50 -25 0 25 50 75 100 125
TEMPERATURE (C) TEMPERATURE (C)
Figure 3. Internal IC Consumption (No Output Figure 4. Internal IC Consumption (1.0 nF
Load) versus Temperature Output Load) versus Temperature
12.9 10.8
12.4
10.3
VCCOFF (V)
VCCON (V)
11.9
9.8
11.4
9.3
10.9
10.4 8.8
-50 -25 0 25 50 75 100 125 -50 -25 0 25 50 75 100 125
TEMPERATURE (C) TEMPERATURE (C)
Figure 5. VCC Increasing Level at which the Figure 6. VCC Decreasing Level at which the
Current Source Turns-Off versus Temperature Current Source Turns-On versus Temperature
12 40
11 35
10
30
9
ROH & ROL (W)
8 25
ROH
IC1 (mA)
7 20
6
15
5
10
4 ROL
3 5
2 0
-50 -25 0 25 50 75 100 125 -50 -25 0 25 50 75 100 125
TEMPERATURE (C) TEMPERATURE (C)
Figure 7. Internal Startup Current Source at Figure 8. Source and Sink Resistance versus
VCC = 10 V versus Temperature Temperature
http://onsemi.com
5
NCP1207A, NCP1207B
120 1.20
100 1.15
80 1.10
VTH (mV)
Ilimit (V)
60 1.05
40 1.00
20 0.95
0 0.90
-50 -25 0 25 50 75 100 125 -50 -25 0 25 50 75 100 125
TEMPERATURE (C) TEMPERATURE (C)
Figure 9. Input Voltage (Vpin1 Decreasing) Figure 10. Maximum Internal Current Setpoint
versus Temperature versus Temperature
8.0
7.8
7.6
7.4
7.2
Vref (V)
7.0
6.8
6.6
6.4
6.2
6.0
-50 -25 0 25 50 75 100 125
TEMPERATURE (C)
Figure 11. OVP internal Reference Level
versus Temperature
http://onsemi.com
6
NCP1207A, NCP1207B
APPLICATION INFORMATION
Introduction occurs at low peak current. This point guarantees a
The NCP1207A/B implements a standard current mode noise-free operation with cheap transformer. This
architecture where the switch-off time is dictated by the option also offers the ability to fix the maximum
peak current setpoint whereas the core reset detection switching frequency when entering light load
triggers the turn-on event. This component represents the conditions.
ideal candidate where low part-count is the key parameter, Overcurrent Protection (OCP): by continuously
particularly in low-cost AC/DC adapters, consumer monitoring the FB line activity, NCP1207A/B enters
electronics, auxiliary supplies, etc. Thanks to its burst mode as soon as the power supply undergoes an
high-performance High-Voltage technology, the overload. The device enters a safe low power operation
NCP1207A/B incorporates all the necessary components / which prevents from any lethal thermal runaway. As
features needed to build a rugged and reliable Switch-Mode soon as the default disappears, the power supply
Power Supply (SMPS): resumes operation. Unlike other controllers, overload
Transformer core reset detection: borderline / critical detection is performed independently of any auxiliary
operation is ensured whatever the operating conditions winding level. In presence of a bad coupling between
are. As a result, there are virtually no primary switch both power and auxiliary windings, the short circuit
turn-on losses and no secondary diode recovery losses. detection can be severely affected. The DSS naturally
The converter also stays a first-order system and shields you against these troubles.
accordingly eases the feedback loop design. Dynamic Self-Supply
Quasi-resonant operation: by delaying the turn-on The DSS principle is based on the charge/discharge of the
event, it is possible to re-start the MOSFET in the VCC bulk capacitor from a low level up to a higher level. We
minimum of the drain-source wave, ensuring reduced can easily describe the current source operation with some
EMI / video noise perturbations. In nominal power simple logical equations:
conditions, the NCP1207A/B operates in Borderline POWER-ON: IF VCC < VCCOFF THEN Current Source
Conduction Mode (BCM) also called Critical is ON, no output pulses
Conduction Mode.
IF VCC decreasing > VCCON THEN Current Source is
Dynamic Self-Supply (DSS): due to its Very High
OFF, output is pulsing
Voltage Integrated Circuit (VHVIC) technology,
ONSemiconductor's NCP1207A/B allows for a direct IF VCC increasing < VCCOFF THEN Current Source is
pin connection to the high-voltage DC rail. A dynamic ON, output is pulsing
current source charges up a capacitor and thus provides Typical values are: VCCOFF = 12 V, VCCON = 10 V
a fully independent VCC level to the NCP1207A/B. As To better understand the operational principle, Figure 12's
a result, there is no need for an auxiliary winding whose sketch offers the necessary light.
management is always a problem in variable output
voltage designs (e.g. battery chargers).
Overvoltage Protection (OVP): by sampling the plateau VRIPPLE = 2 V
VCCOFF = 12 V
voltage on the demagnetization winding, the
VCC
the power supply from the mains outlet and re-plugs it.
External latch trip point: by externally forcing a level
OFF
on the OVP greater than the internal setpoint, it is
possible to latchoff the IC, e.g. with a signal coming
Output Pulses
from a temperature sensor.
Adjustable skip cycle level: by offering the ability to Figure 12. The Charge/Discharge Cycle Over a 10 mF
tailor the level at which the skip cycle takes place, the VCC Capacitor
designer can make sure that the skip operation only
http://onsemi.com
7
NCP1207A, NCP1207B
The DSS behavior actually depends on the internal IC When using Figure 13 option, it is important to check
consumption and the MOSFET's gate charge Qg. If we the absence of any negative ringing that could occur
select a MOSFET like the MTP2N60E, Qg equals 22nC on pin 8. The resistor in series should help to damp
(max). With a maximum switching frequency selected at any parasitic LC network that would ring when
75kHz, the average power necessary to drive the MOSFET suddenly applying the power to the IC. Also, since
(excluding the driver efficiency and neglecting various the power disappears during 10ms (half-wave
voltage drops) is: rectification), CVCC should be calculated to supply
Fsw Qg VCC with: the IC during these holes in the supply
3. Permanently force the VCC level above VCCH with
Fsw = maximum switching frequency
an auxiliary winding. It will automatically
Qg = MOSFET's gate charge disconnect the internal startup source and the IC will
VCC = VGS level applied to the gate be fully self-supplied from this winding. Again, the
To obtain the output current, simply divide this result by total power drawn from the mains will significantly
VCC: Idriver = FSW Qg = 1.6 mA. The total standby power decrease. Make sure the auxiliary voltage never
consumption at no-load will therefore heavily rely on the exceeds the 16 V limit.
internal IC consumption plus the above driving current
Skipping Cycle Mode
(altered by the driver's efficiency). Suppose that the IC is
The NCP1207A/B automatically skips switching cycles
supplied from a 350 VDC line. The current flowing through
when the output power demand drops below a given level.
pin 8 is a direct image of the NCP1207A/B consumption
This is accomplished by monitoring the FB pin. In normal
(neglecting the switching losses of the HV current source).
operation, Pin 2 imposes a peak current accordingly to the
If ICC2 equals 2.3 mA @ TJ = 60C, then the power
load value. If the load demand decreases, the internal loop
dissipated (lost) by the IC is simply: 350 V x 2.3 mA =
asks for less peak current. When this setpoint reaches a
805mW. For design and reliability reasons, it would be
determined level, the IC prevents the current from
interested to reduce this source of wasted power that
decreasing further down and starts to blank the output
increase the die temperature. This can be achieved by using
pulses: the IC enters the so-called skip cycle mode, also
different methods:
named controlled burst operation. The power transfer now
1. Use a MOSFET with lower gate charge Qg.
depends upon the width of the pulse bunches (Figure 14) and
2. Connect pin 8 through a diode (1N4007 typically) to
follows the following formula:
one of the mains input. The average value on pin 8
1 @ Lp @ Ip 2 @ Fsw @ D
V
becomes mainsPEAK @ 2. Our power contribution burst with:
p 2
example drops to: 223 V x 2.3 mA = 512mW. If a Lp = primary inductance
resistor is installed between the mains and the diode, Fsw = switching frequency within the burst
you further force the dissipation to migrate from the
Ip = peak current at which skip cycle occurs
package to the resistor. The resistor value should
account for low-line startups. Dburst = burst width / burst recurrence
HV 1N4007
MAX PEAK NORMAL CURRENT
300
CURRENT SENSE SIGNAL (mV)
0
Figure 13. A simple diode naturally reduces the WIDTH
average voltage on Pin 8
RECURRENCE
http://onsemi.com
8
NCP1207A, NCP1207B
DRIVER current sense comparator permanently resets the latch and the
next clock cycle (given by the demagnetization detection) is
DRIVER = HIGH ? I = 0
DRIVER = LOW ? I = 200 mA
ignored: we are skipping cycles as shown by Figure 16. As
soon as the feedback voltage goes up again, there can be two
Rskip situations: the recurrent period is small and a new
- 3
RESET + demagnetization detection (next wave) signal triggers the
Rsense NCP1207A/B. To the opposite, in low output power
2 conditions, no more ringing waves are present on the drain and
the toggling of the current sense comparator together with the
internal 5 ms timeout initiates a new cycle start. In normal
+ operating conditions, e.g. when the drain oscillations are
generous, the demagnetization comparator can detect the 50
mV crossing and gives the green light, alone, to re-active the
power switch. However, when skip cycle takes place (e.g. at
Figure 15. A patented method allows for skip level
selection via a series resistor inserted in series low output power demands), the re-start event slides along the
with the current drain ringing waveforms (actually the valley locations) which
decays more or less quickly, depending on the
The skip level selection is done through a simple resistor Lprimary-Cparasitic network damping factor. The situation can
inserted between the current sense input and the sense element. thus quickly occur where the ringing becomes too weak to be
Every time the NCP1207A/B output driver goes low, a 200mA detected by the demagnetization comparator: it then
source forces a current to flow through the sense pin permanently stays locked in a given position and can no longer
(Figure15): when the driver is high, the current source is off deliver the green light to the controller. To help in this
and the current sense information is normally processed. As situation, the NCP1207A/B implements a 5 ms timeout
soon as the driver goes low, the current source delivers 200mA generator: each time the 50 mV crossing occurs, the timeout is
and develops a ground referenced voltage across Rskip. If this reset. So, as long as the ringing becomes too low, the timeout
voltage is below the feedback voltage, the current sense generator starts to count and after 5 ms, it delivers its green
comparator stays in the high state and the internal latch can be light. If the skip signal is already present then the controller
triggered by the next clock cycle. Now, if because of a low load re-starts; otherwise the logic waits for it to set the drive output
mode the feedback voltage is below Rskip level, then the high. Figure 16 depicts these two different situations:
Drain
Signal
Timeout
Signal
Demag Re-start
Current Sense and Timeout Re-start
Drain
Signal
Timeout 5 ms 5 ms
Signal
Figure 16. When the primary natural ringing becomes too low, the internal timeout together with the sense
comparator initiates a new cycle when FB passes the skip level.
http://onsemi.com
9
NCP1207A, NCP1207B
An optocoupler is generally used to transfer the feedback any potential ESD discharge that could appear on the pins.
information to the FB pin while providing the necessary The first ESD diode connected to the pad, exhibits a parasitic
isolation. It introduces a limitation in how low the skip level capacitance. When this parasitic capacitance (10pF
can be adjusted since an optocoupler cannot pull the FB typically) is combined with Rdem, a re-start delay is created
voltage below its Vce(sat), which is usually around 150 mV. and the possibility to switch right in the drain-source wave
Therefore, in order to take into account temperature and exists. This guarantees QR operation with all the associated
process variations, it is not recommended to set up the skip benefits (low EMI, no turn-on losses etc.). Rdem should be
level below 250 mV, which corresponds to a minimum calculated to limit the maximum current flowing through
resistor Rskip of 420 W. The 150 mV is a much lower level pin 1 to less than +3 mA/-2 mA. If during turn-on, the
than what will usually be used (it sets the peak current when auxiliary winding delivers 30 V (at the highest line level),
entering skip mode at 5% of the maximum peak current). then the minimum Rdem value is defined by: (30 V + 0.7 V)
If anyway a lower skip threshold is needed, care must be / 2mA = 14.6 kW. This value will be further increased to
taken to select an optocoupler with a Vce(sat) guaranteed to introduce a re-start delay and also a slight filtering in case of
be below the chosen skip level with enough margin. high leakage energy.
Figure 19 portrays a typical VDS shot at nominal output
Demagnetization Detection power.
The core reset detection is done by monitoring the voltage
activity on the auxiliary winding. This voltage features a
400
FLYBACK polarity. The typical detection level is fixed at
50mV as exemplified by Figure 17.
7.0
200
DEMAG SIGNAL (V)
5.0 POSSIBLE
RE-STARTS 100
3.0
0
1.0
50 mV Figure 19. The NCP1207A Operates in
0V Borderline / Critical Operation
-1.0
Overvoltage Protection
Figure 17. Core reset detection is done through a The overvoltage protection works by sampling the plateau
dedicated auxiliary winding monitoring voltage 4.5 ms (NCP1207A) or 1.5 ms (NCP1207B)after the
turn-off sequence. This delay guarantees a clean plateau,
TO INTERNAL providing that the leakage inductance ringing has been fully
COMPARATOR Resd Rdem damped. If this would not be the case, the designer should
1
2 1 5 4 install a small RC damper across the transformer primary
inductance connections. Figure 20 shows where the
Rint ESD2 ESD1 Aux sampling occurs on the auxiliary winding.
3
4
Resd + Rint = 28 k
http://onsemi.com
10
NCP1207A, NCP1207B
6.0 2 7
ON/OFF 3 6
4.0 4 5
2.0
4.5 ms Figure 22. A simple transistor arrangement allows
0 to trigger the latchoff by an external signal
http://onsemi.com
11
NCP1207A, NCP1207B
will drop at higher operating junction temperatures). As one can see, we do not recommend using the SO-8
A DIP8 package offers a junction-to-ambient thermal package and the DSS if the part operates at high switching
resistance RqJA of 100C/W. The maximum power frequencies. In that case, an auxiliary winding is the best
dissipation can thus be computed knowing the maximum solution.
operating ambient temperature (e.g. 70C) together with
the maximum allowable junction temperature (125C): Overload Operation
Tjmax * TAmax In applications where the output current is purposely not
P max + t 550mW. As we can see, we controlled (e.g. wall adapters delivering raw DC level), it is
RqJA
do not reach the worse consumption budget imposed by the interesting to implement a true short-circuit protection. A
operating conditions. Several solutions exist to cure this short-circuit actually forces the output voltage to be at a low
trouble: level, preventing a bias current to circulate in the
Optocoupler LED. As a result, the FB pin level is pulled up
The first one consists in adding some copper area around
to 4.2 V, as internally imposed by the IC. The peak current
the NCP1207A DIP8 footprint. By adding a min pad area
setpoint goes to the maximum and the supply delivers a
of 80 mm2 of 35 mm copper (1 oz.), RqJA drops to about
rather high power with all the associated effects. Please note
75C/W. Maximum power then grows up to 730 mW.
that this can also happen in case of feedback loss, e.g. a
A resistor Rdrop needs to be inserted with pin 8 to a) avoid broken Optocoupler. To account for this situation,
negative spikes at turn-off (see below) NCP1207A hosts a dedicated overload detection circuitry.
b) split the power budget between this resistor and the Once activated, this circuitry imposes to deliver pulses in a
package. The resistor is calculated by leaving at least 50 V burst manner with a low duty-cycle. The system recovers
on pin 8 at minimum input voltage (suppose 100 Vdc in when the fault condition disappears.
V * 50V During the startup phase, the peak current is pushed to the
our case): Rdrop v bulkmin t 7.1kW. The
7.0mA maximum until the output voltage reaches its target and the
power dissipated by the resistor is thus: feedback loop takes over. This period of time depends on
Pdrop + VdropRMS 2Rdrop normal output load conditions and the maximum peak
IDSS @ Rdrop @ DSSduty * cycle
2
current allowed by the system. The time-out used by this IC
works with the VCC decoupling capacitor: as soon as the
+
Rdrop VCC decreases from the VCCOFF level (typically 12 V) the
7.0mA @ 7.1kW @ 0.286
2
device internally watches for an overload current situation.
+ + 99.5mW If this condition is still present when the VCCON level is
7.1kW
reached, the controller stops the driving pulses, prevents the
Please refer to the application note AND8069 available self-supply current source to restart and puts all the circuitry
from www.onsemi.com/pub/ncp1200. in standby, consuming as little as 330 mA typical (ICC3
If the power consumption budget is really too high for the parameter). As a result, the VCC level slowly discharges
DSS alone, connect a diode between the auxiliary toward 0. When this level crosses 5.3 V typical, the
winding and the VCC pin which will disable the DSS controller enters a new startup phase by turning the current
operation (VCC u 10 V). source on: VCC rises toward 12 V and again delivers output
The SOIC package offers a 178C/W thermal resistor. pulses at the VCCOFF crossing point. If the fault condition
Again, adding some copper area around the PCB footprint has been removed before VCCON approaches, then the IC
will help decrease this number: 12 mm 12 mm to drop continues its normal operation. Otherwise, a new fault cycle
RqJA down to 100C/W with 35 mm copper thickness (1 oz) takes place. Figure 24 shows the evolution of the signals in
or 6.5 mm 6.5 mm with 70 mm copper thickness (2 oz). presence of a fault.
http://onsemi.com
12
NCP1207A, NCP1207B
VCC
REGULATION
OCCURS HERE
12 V
LATCHOFF
10 V PHASE
5.3 V
TIME
If the fault is relaxed during the VCC
DRV
natural fall down sequence, the IC
automatically resumes.
DRIVER If the fault still persists when VCC
PULSES reached VCCON, then the controller
cuts everything off until recovery.
TIME
INTERNAL
FAULT FLAG
FAULT IS
RELAXED
TIME
STARTUP PHASE FAULT OCCURS HERE
Figure 24.
Soft-Start corresponding IC consumption, including the MOSFET
The NCP1207A/B features an internal 1 ms soft-start to drive, establishes at 1.8 mA (e.g. with an 11 nC MOSFET),
soften the constraints occurring in the power supply during we can calculate the required capacitor using the following
startup. It is activated during the power on sequence. As formula: Dt + DV @ C, with DV = 2.0V. Then for a wanted
soon as VCC reaches VCCOFF , the peak current is gradually i
increased from nearly zero up to the maximum clamping Dt of 10 ms, C equals 9.0 mF or 22 mF for a standard value.
level (e.g. 1.0 V). The soft-start is also activated during the When an overload condition occurs, the IC blocks its
overcurrent burst (OCP) sequence. Every restart attempt is internal circuitry and its consumption drops to 330mA
followed by a soft-start activation. Generally speaking, the typical. This happens at VCC = 10V and it remains stuck
soft-start will be activated when VCC ramps up either from until VCC reaches 5.3V: we are in latchoff phase. Again,
zero (fresh power-on sequence) or 5.3 V, the latchoff using the calculated 22mF and 330mA current consumption,
voltage occurring during OCP. this latchoff phase lasts: 313ms.
http://onsemi.com
13
NCP1207A, NCP1207B
Operation Shots
Below are some oscilloscope shots captured at VGATE (5 V/div) VRsense (200 mV/div)
Vin = 120VDC with a transformer featuring a 800mH
primary inductance.
200 mA X RSKIP
Figure 26.
Figure 25.
VCC (5 V/div)
This plot gathers waveforms captured at three different
operating points:
1st upper plot: free run, valley switching operation,
Pout = 26 W
2nd middle plot: min Toff clamps the switching frequency
and selects the second valley
3rd lowest plot: the skip slices the second valley pattern VGATE (5 V/div)
and will further expand the burst as Pout goes low
Figure 27.
http://onsemi.com
14
NCP1207A, NCP1207B
PACKAGE DIMENSIONS
PDIP-8
N SUFFIX
CASE 626-05
ISSUE L
NOTES:
1. DIMENSION L TO CENTER OF LEAD WHEN
8 5 FORMED PARALLEL.
2. PACKAGE CONTOUR OPTIONAL (ROUND OR
SQUARE CORNERS).
-B- 3. DIMENSIONING AND TOLERANCING PER ANSI
Y14.5M, 1982.
1 4
MILLIMETERS INCHES
DIM MIN MAX MIN MAX
A 9.40 10.16 0.370 0.400
F B 6.10 6.60 0.240 0.260
C 3.94 4.45 0.155 0.175
NOTE 2 -A- D 0.38 0.51 0.015 0.020
L F 1.02 1.78 0.040 0.070
G 2.54 BSC 0.100 BSC
H 0.76 1.27 0.030 0.050
J 0.20 0.30 0.008 0.012
C K 2.92 3.43 0.115 0.135
L 7.62 BSC 0.300 BSC
M --- 10_ --- 10_
-T- J N 0.76 1.01 0.030 0.040
SEATING N
PLANE
M
D K
H G
0.13 (0.005) M T A M B M
http://onsemi.com
15
NCP1207A, NCP1207B
PACKAGE DIMENSIONS
SOIC-8 NB
CASE 751-07
ISSUE AJ
NOTES:
1. DIMENSIONING AND TOLERANCING PER
-X- ANSI Y14.5M, 1982.
A 2. CONTROLLING DIMENSION: MILLIMETER.
3. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
4. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
8 5 PER SIDE.
5. DIMENSION D DOES NOT INCLUDE DAMBAR
B S 0.25 (0.010) M Y M PROTRUSION. ALLOWABLE DAMBAR
PROTRUSION SHALL BE 0.127 (0.005) TOTAL
1 IN EXCESS OF THE D DIMENSION AT
4 MAXIMUM MATERIAL CONDITION.
-Y- K 6. 751-01 THRU 751-06 ARE OBSOLETE. NEW
STANDARD IS 751-07.
G MILLIMETERS INCHES
DIM MIN MAX MIN MAX
C N X 45 _ A 4.80 5.00 0.189 0.197
B 3.80 4.00 0.150 0.157
SEATING
PLANE C 1.35 1.75 0.053 0.069
-Z- D 0.33 0.51 0.013 0.020
G 1.27 BSC 0.050 BSC
0.10 (0.004) H 0.10 0.25 0.004 0.010
H M J J 0.19 0.25 0.007 0.010
D K 0.40 1.27 0.016 0.050
M 0_ 8_ 0 _ 8 _
N 0.25 0.50 0.010 0.020
0.25 (0.010) M Z Y S X S
S 5.80 6.20 0.228 0.244
SOLDERING FOOTPRINT*
1.52
0.060
7.0 4.0
0.275 0.155
0.6 1.270
0.024 0.050
SCALE 6:1 inches
mm
http://onsemi.com
16
NCP1207A, NCP1207B
PACKAGE DIMENSIONS
SOIC-7
CASE 751U-01
ISSUE D
-A- NOTES:
1. DIMENSIONING AND TOLERANCING PER
ANSI Y14.5M, 1982.
2. CONTROLLING DIMENSION: MILLIMETER.
8 5 3. DIMENSION A AND B ARE DATUMS AND T
IS A DATUM SURFACE.
-B- S 0.25 (0.010) M B M 4. DIMENSION A AND B DO NOT INCLUDE
MOLD PROTRUSION.
1 5. MAXIMUM MOLD PROTRUSION 0.15 (0.006)
4 PER SIDE.
MILLIMETERS INCHES
DIM MIN MAX MIN MAX
G A 4.80 5.00 0.189 0.197
B 3.80 4.00 0.150 0.157
C R X 45 _ C 1.35 1.75 0.053 0.069
D 0.33 0.51 0.013 0.020
G 1.27 BSC 0.050 BSC
J H 0.10 0.25 0.004 0.010
-T- SEATING J 0.19 0.25 0.007 0.010
PLANE K 0.40 1.27 0.016 0.050
K M 0_ 8_ 0_ 8_
H M
D 7 PL N 0.25 0.50 0.010 0.020
S 5.80 6.20 0.228 0.244
0.25 (0.010) M T B S A S
The product described herein (NCP1207A/B), may be covered by one or more of the following U.S. patents: 6,362,067, 6,385,060, 6,385,061, 6,429,709,
6,587,357, 6,633,193. There may be other patents pending.
ON Semiconductor and are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice
to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability
arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages.
Typical parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All
operating parameters, including Typicals must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights
nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications
intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should
Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates,
and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death
associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal
Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.
http://onsemi.com NCP1207A/D
17