0 evaluări0% au considerat acest document util (0 voturi)
279 vizualizări2 pagini
This document describes the jumper settings on a ZedBoard and their functions. It lists 13 jumper locations (JP1 through JP13) and describes the default setting, possible alternative settings, and what each setting does for each jumper. It also describes one connector, J18, for selecting the voltage level for Vadj. Finally, it includes an image showing the physical layout of the jumpers on the ZedBoard.
This document describes the jumper settings on a ZedBoard and their functions. It lists 13 jumper locations (JP1 through JP13) and describes the default setting, possible alternative settings, and what each setting does for each jumper. It also describes one connector, J18, for selecting the voltage level for Vadj. Finally, it includes an image showing the physical layout of the jumpers on the ZedBoard.
This document describes the jumper settings on a ZedBoard and their functions. It lists 13 jumper locations (JP1 through JP13) and describes the default setting, possible alternative settings, and what each setting does for each jumper. It also describes one connector, J18, for selecting the voltage level for Vadj. Finally, it includes an image showing the physical layout of the jumpers on the ZedBoard.
Ref Designator Description Default Setting Function Short to enable Bias Open No Electret Voltage for Electret JP1 Microphone Input Bias Microphone Microphone. Right Channel only. Short to enable 5V output to USB OTG Open 5V JP2 Vbus 5V Enable Connector, J13, for Disconnected either Host or OTG modes. Short for Host mode USB Vbus Capacitor Open Device (>120uF). JP3 Setting Mode Open for Device or OTG modes (4.7uF). Pre-configuration I/O standard type for the dedicated configuration bank 0. Vcco_0 is 3.3V, JP4 CFGBVS Select Not Populated Connected to 3.3V through a 10K resistor. This jumper connects to GND and should NOT be used. Active Low input enables internal pull-ups during configuration on JP5 PUDC Select Not Populated all SelectIO pins. Connected to Vadj through 10K resistor. Install for SD Card boot JP6 PS_MIO0 Pull-Down Short on CES silicon. JTAG Mode. GND JP7 cascades PS and PL Boot_Mode[3]/MIO[2] GND Cascaded JTAG chains. VCC JTAG makes JTAG chains independent. JP8 Boot_Mode[0]/MIO[3] Boot Device Select JP9 Boot_Mode[1]/MIO[4] 110 SD Card See Zynq Configuration JP10 Boot_Mode[2]/MIO[5] Modes PLL Select. GND uses PS PLLs. VCC JP11 Boot_Mode[4]/MIO[6] GND PLL Used bypasses internal PS PLLs Short bypasses XADC- XADC Ferrite Bead GND ferrite bead JP12 Open Disable connection to board GND. Short connects JTAG JP13 JTAG PS-RST Open PROG-RST to PS Reset. Selects Vadj (1.8V, 2.5V, J18 Vadj Select 1.8V or 3.3V)