LAB PLAN LP- EC2207

Revision No:00
EC 2207-DIGITAL ELECTRONICS LAB
Date: 26/06/09
Page 1 of 4
DOC/LP/01/28.02.02

EC2207 DIGITAL ELECTRONICS LAB 0 0 3 100

1. Design and implementation of Adder and Subtractor using logic gates.

2. Design and implementation of code converters using logic gates

(i) BCD to excess-3 code and vice versa

(ii) Binary to gray and vice-versa

3. Design and implementation of 4 bit binary Adder/ subtractor and BCD adder using IC 7483

4. Design and implementation of 2 bit Magnitude Comparator using logic gates 8 Bit Magnitude
Comparator using IC 7485

5. Design and implementation of 16 bit odd/even parity checker generator using IC74180.

6. Design and implementation of Multiplexer and De-multiplexer using logic gates and study of
IC74150 and IC 74154

7. Design and implementation of encoder and decoder using logic gates and study of IC7445 and
IC74147

8. Construction and verification of 4 bit ripple counter and Mod-10 / Mod-12 Ripple counters

9. Design and implementation of 3-bit synchronous up/down counter

10. Implementation of SISO, SIPO, PISO and PIPO shift registers using Flip- flops

11. Design of experiments 1, 6, 8 and 10 using Verilog Hardware Description Language

DOC/LP/01/28.02.02
 LAB PLAN LP- EC2207
Revision No:00
EC 2207-DIGITAL ELECTRONICS LAB
Date: 26/06/09
Page 2 of 4
LIST OF EQUIPMENTS AND COMPONENTS FOR A BATCH OF 30 STUDENTS (2 per Batch)

S.No Name of the equipments / Components Quzntity Required Remarks

1 Digital IC Tester 2 Nos
2 Power Supply 10 5V DC
3 Multimeter 10 Digital
4 Computer with HDL software Installed 2
Consumables (Minimum of 25 Nos. each)
1 IC7400 25
2 IC7404 25
3 IC74682 25
4 IC7402 25
5 IC7408 25
6 IC7411 25
7 IC7432 25
8 IC7483 25
9 IC7485 25
10 IC7486 25
11 IC74150 25
12 IC74151 25
13 IC74147 25
14 IC7445 25
15 IC7474 25
16 IC7476 25
17 IC7491 25
18 IC7494 25
19 IC7447 25
20 IC74180 25
21 IC555 25
22 Seven Segment Display 25
23 LEDs 25
24 Bread Board 25
25 Wires

DOC/LP/01/28.02.02
 Digital Electronics Lab

LAB PLAN LP- EC2207

Revision No:00
EC 2207-DIGITAL ELECTRONICS LAB
Date: 26/06/09
Page 43 of 4
Objective: To Design Combinational and Sequential logic Circuits using logic gates, make a
study of various IC’s and study using Verilog Hardware Description Language
1Batch

2Batch

3Batch

4Batch

5Batch

7Batch

8Batch

9Batch

10Batch

12Batch

14Batch

16Batch
6Batch

11Batch

13Batch

15Batch

17Batch

18Batch
Ses.
No

1 Introduction

2 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6

3 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6 1

4 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6 1 2

5 4 5 6 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3

6 5 6 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4

7 6 1 2 3 4 5 6 1 2 3 4 5 6 1 2 3 4 5

8 Mid-Sem Model Exam

9 7 8 9 10 11 12 13 14 7 8 9 10 11 12 13 14 7 8

10 8 9 10 11 12 13 14 7 8 9 10 11 12 13 14 7 8 9

11 9 10 11 12 13 14 7 8 9 10 11 12 13 14 7 8 9 10

12 10 11 12 13 14 7 8 9 10 11 12 13 14 7 8 9 10 11

13 11 12 13 14 7 8 9 10 11 12 13 14 7 8 9 10 11 12

14 12 13 14 7 8 9 10 11 12 13 14 7 8 9 10 11 12 13

15 13 14 7 8 9 10 11 12 13 14 7 8 9 10 11 12 13 14

16 14 7 8 9 10 11 12 13 14 7 8 9 10 11 12 13 14 7

DOC/LP/01/28.02.02

List of Experiments:
 Cross
S. No Title reference as
per syllabus
1. Adders and Subtractors using logic gates 1
2. BCD to excess-3 code converter and vice versa using logic gates 2 (i)
3. Binary to gray code converter and vice-versa using logic gates 2 (ii)
4. 4 bit binary Adder/ Subtractor and BCD adder using IC 7483 3
5. 2-Bit Magnitude Comparator using IC 7485 4
6. 16-bit odd/even parity checker/ generator using IC74180 5
7. Mux and De-mux using logic gates and study of IC74150, IC 74154 6
8. Encoder and decoder using logic gates and study of IC7445, IC74147 7
9. 4 bit ripple counter and Mod-10 / Mod-12 Ripple counters 8
10. 3-bit synchronous up/down counter 9
11. SISO, SIPO, PISO and PIPO shift registers using Flip-flops 10
12. Design of adder , subtractor using Verilog Hardware Description Language 11
13. Design of multiplexer, demultiplexer using Verilog Hardware Description
Language 11
14. Design of counters and shift registers using Verilog Hardware Description
Language 11

Prepared by Approved by
Signature

Name S.P.Sivagnana Subramanian, Prof. Dr.R.Amutha

L.Anju, M.Athappan,
P.Muthukumaran
Designation SL, L, L, L HOD/EC
Date 29.06.2009 29.06.2009