Lecture18

ANNOUNCEMENTS
HW#10willbepostedtonight
HW#10 will be posted tonight

OUTLINE
BasicMOSFETamplifier
MOSFET bi i
MOSFETbiasing
MOSFETcurrentsources
C
Commonsourceamplifier
lifi

Reading:Chapter7.17.2
EE105Fall2007 Lecture18,Slide1 Prof.Liu,UCBerkeley
 BasicMOSFETAmplifier

Forlargesmallsignalgain,theMOSFETshouldbeoperated
inthesaturationregion.
VoutshouldnotfallbelowVinbymorethanVTH.

EE105Fall2007 Lecture18,Slide2 Prof.Liu,UCBerkeley

 MOSFETBiasing
R2
ThevoltageatnodeX isdeterminedbyVDD,R1,andR2: VX = VDD
R1 + R2
Also VX = VGS + I D RS
Also,

ID = nCox (VGS VTH)

1 W 2

2 L
R2VDD
VGS = (V1 VTH ) + V + 2V1
2
VTH
R1 + R2
1

1
where V1 =
W
nCox RS
L

EE105Fall2007 Lecture18,Slide3 Prof.Liu,UCBerkeley

 SelfBiasedMOSFETStage
NotethatthereisnovoltagedroppedacrossRG
M1isoperatinginthesaturationregion.
M1 is operating in the saturation region.

I D RD + VGS + RS I D = VDD

EE105Fall2007 Lecture18,Slide4 Prof.Liu,UCBerkeley

 MOSFETsasCurrentSources
AMOSFETbehavesasacurrentsourcewhenitisoperatingin
thesaturationregion.
g
AnNMOSFETdrawscurrentfromapointtoground(sinks
current),whereasaPMOSFETdrawscurrentfromVDD toa
point (sources
point( sourcescurrent
current)).

EE105Fall2007 Lecture18,Slide5 Prof.Liu,UCBerkeley

 CommonSourceStage: =0
Amplifier circuit Small-signal analysis circuit
for determining voltage gain, Av

Small-signal analysis circuit for

determining output resistance, Rout
W
Av = gm RD = 2nCox I D RD
L
Rin =
Rout = RD
EE105Fall2007 Lecture18,Slide6 Prof.Liu,UCBerkeley
 CommonSourceStage: 0
Channellengthmodulationresultsinreducedsmallsignal
voltagegainandamplifieroutputresistance.
g g p p
Small-signal analysis circuit Small-signal analysis circuit for
for determining voltage gain, Av determining output resistance, Rout

Av = gm (RD || rO )
Rin =
Rout = RD || rO
EE105Fall2007 Lecture18,Slide7 Prof.Liu,UCBerkeley
 CSGainVariationwithL
Anidealcurrentsourcehasinfinitesmallsignalresistance.
ThelargestA
g v isachievedwithacurrentsourceastheload.

Since isinverselyproportionaltoL,Av increaseswithL.

W
2nCox I D
L 2nCoxWL
Av = gmro =
I D ID
EE105Fall2007 Lecture18,Slide8 Prof.Liu,UCBerkeley
 CSStagewithCurrentSourceLoad
RecallthataPMOSFETcanbeusedasacurrentsourcefromVDD.
UseaPMOSFETasaloadofanNMOSFETCSamplifier.
Use a PMOSFET as a load of an NMOSFET CS amplifier.

Av = g m1 (rO1 || rO 2 )
Rout = rO1 || rO 2
EE105Fall2007 Lecture18,Slide9 Prof.Liu,UCBerkeley
 PMOSCSStagewithNMOSLoad
AnNMOSFETcanbeusedastheloadforaPMOSFETCSamplifier.

Av = g m 2 ( rO1 || rO 2 )
Rout = rO1 || rO 2

EE105Fall2007 Lecture18,Slide10 Prof.Liu,UCBerkeley

CSStagewithDiodeConnectedLoad
Amplifier circuit Small-signal analysis circuit
including MOSFET output resistances

0:

If = 0 : 1
Av = gm1 || rO2 || rO1
1 (W / L)1 gm2
Av = gm1 =
gm2 (W / L)2 Rout =
1
|| rO2 || rO1
gm2
Av islower,butitislessdependentonprocessparameters
i l b t it i l d d t t
(n andCox anddraincurrent(ID).
EE105Fall2007 Lecture18,Slide11 Prof.Liu,UCBerkeley
CSStagewithDiodeConnectedPMOSLoad

0:
1
Av = g m 2 || ro1 || ro 2
g m1
1
Rout = || ro1 || ro 2
g m1

EE105Fall2007 Lecture18,Slide12 Prof.Liu,UCBerkeley

 CSStagewithDegeneration
Amplifier circuit Small-signal analysis circuit
for determining voltage gain, Av

RD
If = 0 : Av =
1
+ RS
gm

EE105Fall2007 Lecture18,Slide13 Prof.Liu,UCBerkeley

 Example
AdiodeconnecteddevicedegeneratesaCSstage.

RD
Av =
1 1
+
g m1 g m 2

EE105Fall2007 Lecture18,Slide14 Prof.Liu,UCBerkeley

 Rout ofCSStagewithDegeneration
Degenerationbooststheoutputimpedance:

Small-signal analysis circuit for

determining output resistance, Rout

Current flowing down through ro is

Currentflowingdownthroughr
i X g m v1 = i X g m ( i X RS )
= i X + g mi X RS

v1 = i X RS

rO (i X + g mi X RS ) + i X RS = v X

= rO (1 + g m RS ) + RS rO + g m rO RS
vX
iX
EE105Fall2007 Lecture18,Slide15 Prof.Liu,UCBerkeley
 OutputImpedanceExamples

1
Rout rO1 1 + gm1 Rout g m1rO1rO 2 + rO1
gm2

EE105Fall2007 Lecture18,Slide16 Prof.Liu,UCBerkeley

 CSStagewithGateResistance
Forlowsignalfrequencies,thegateconductsnocurrent.
GateresistancedoesnotaffectthegainorI/Oimpedances.
Gate resistance does not affect the gain or I/O impedances

EE105Fall2007 Lecture18,Slide17 Prof.Liu,UCBerkeley

 CSCorewithBiasing

R1 || R2 RD R1 || R2
Av = Av = gm R D
RG + R1 || R2 1 + R RG + R1 || R2
S
gm

EE105Fall2007 Lecture18,Slide18 Prof.Liu,UCBerkeley