Sunteți pe pagina 1din 2

14/12/2017 How to add updated UVM libraries to an old QuestaSim UVM library

Search for questions, people, and topics Ask New Question Sign In

Universal Verification Methodology (UVM) ASIC Verification Simulators SystemVerilog Related Questions

Verilog
What is the main difference between
How can I add updated UVM libraries to an old uvm_analysis_export and uvm_analysis_import in
UVM?
QuestaSim UVM library?
How are UVM register layers used? Why it is
needed?
3 Answers
What is the name of the UVM simulator for
Ramdas Mozhikunnath, Experience with SystemVerilog coding and Windows?
methodologies for 15+ years
How do we integrate the VIP in a SOC for SV-
Answered Mar 31, 2016
UVM testbench?
You dont necessarily need to always UVM library to be inside Questasim library.
While writing UVM testbenches, from where
should I raise/drop objection and how can i control
You can point to the new library using UVM_HOME environment variable in
the simulation duration?
your make ow and you can also edit if there is a need
What is the difference between "uvm_object_utils"
But having said that if you are using older Questa version, it may not support all and "uvm_component_utils"? How should these
macros be used in a testbench?
features (or could by buggy) with respect to newer UVM version.
How do I add a UVM event pool for controlling
So a better option is to upgrade your Questasim also to a much later version (yes events between 2 agents?

10.0b is quite old and the latest one I know is at 10.5 ) What is the best way to learn UVM from scratch?

595 Views Answer requested by Vijay Tambare Is using multiple drivers (each of the drivers
extended from a base_driver) a good practice in
UVM while developing a test bench?
Related Questions More Answers Below
Universal Verification Methodology (UVM): How
What is the main difference between uvm_analysis_export and uvm_analysis_import in does clock speed affects the simulation of any
UVM? device which is designed based on a particular
pr...
How are UVM register layers used? Why it is needed?
Ask New Question
What is the name of the UVM simulator for Windows?

How do we integrate the VIP in a SOC for SV-UVM testbench?

While writing UVM testbenches, from where should I raise/drop objection and how can i
control the simulation duration?

Ask New Question

Vikram Banerjee, Design Verication Engineer


Answered Jun 5, 2014

A2A

You can update your Questa installation to 10.2 or higher versions which by
default will take UVM 1.1d libraries.

If this is not possible then please follow below steps:


[Assuming you are on Linux environment and having a lmgrd license server]

1. In your cshrc, set a variable UVM_HOME to the the path of UVM 1.1d directory.
eg: setenv UVM_HOME /install_directory/uvm1.1d/

2. In path variable append the following:


set path ( $UVM_HOME/bin .)

Hope this helps.

Thanks
849 Views 2 Upvotes Answer requested by Farshad Bin Fazle

https://www.quora.com/How-can-I-add-updated-UVM-libraries-to-an-old-QuestaSim-UVM-library 1/2
14/12/2017 How to add updated UVM libraries to an old QuestaSim UVM library

Promoted by DVT Eclipse IDE

IDE for e language, SystemVerilog, Verilog, Verilog-AMS & VHDL.


The complete development environment for hardware design and verication. Support for
UVM, OVM, VMM.

Get quote at dvteclipse.com What is the main difference between


uvm_analysis_export and uvm_analysis_import in
UVM?
Anonymous
Answered Jun 7, 2014 How are UVM register layers used? Why it is
needed?
Thanks for the A2A.
What is the name of the UVM simulator for
Windows?
I think when you compile the code, there is an option to add library, from there
How do we integrate the VIP in a SOC for SV-
you can give the path to you updated UVM libraries.
UVM testbench?
VLSI QnA
While writing UVM testbenches, from where
340 Views
should I raise/drop objection and how can i control
the simulation duration?

What is the difference between "uvm_object_utils"


Related Questions
and "uvm_component_utils"? How should these
macros be used in a testbench?
What is the difference between "uvm_object_utils" and "uvm_component_utils"? How
should these macros be used in a testbench? How do I add a UVM event pool for controlling
events between 2 agents?
How do I add a UVM event pool for controlling events between 2 agents?
What is the best way to learn UVM from scratch?
What is the best way to learn UVM from scratch?
Is using multiple drivers (each of the drivers
Is using multiple drivers (each of the drivers extended from a base_driver) a good practice
extended from a base_driver) a good practice in
in UVM while developing a test bench?
UVM while developing a test bench?
Universal Verification Methodology (UVM): How does clock speed affects the simulation of
Universal Verification Methodology (UVM): How
any device which is designed based on a particular pr...
does clock speed affects the simulation of any
Is there any way that I can create a connection between two agents using uvm_event? device which is designed based on a particular
Both of the agents are created in the same environment. pr...

What is default sequence in UVM? Ask New Question

What is the best way to model an out-of-order transaction driver in UVM?

Where can I find a UVM-MS library or syntax?

What is the difference between uvm_config_db and uvm_resource_db in UVM?

Ask New Question

Sitemap: # A B C D E F G H I J K L M N O P Q R S T U V W X Y Z

About Careers Privacy Terms Contact

https://www.quora.com/How-can-I-add-updated-UVM-libraries-to-an-old-QuestaSim-UVM-library 2/2

S-ar putea să vă placă și