Introduction to VLSI Design

EC 361

Lecture 1

2nd Jan 2018

1/2/2018 Usha Gogineni 1

 Introduction to VLSI Design
(Circuit) Design:

Analog Circuits: Operate on Continuously Varying Signals

Eg: Operational Amplifiers

Digital Circuits: Operate on signals with one of two discrete values

Eg: Microprocessors

Mixed Signal Design: Contain both analog and digital circuits on a

single die.
Eg: Data Converters (A/D, D/A), Digital Radio

1/2/2018 Usha Gogineni 2

 VLSI
Very Large Scale Integration > 10,000 transistors
Processor Date of Clock Speed Transistor Count
introduction
Intel 4004 1971 108 kHz 2300
Intel 8086 1978 10 – 4.77 MHz 29,000
Intel 80486 1989 50 – 25 MHz 1,180,235
Intel Pentium 1993 66 – 60 MHz 3,100,000
Intel Pentium 4 2000 2 – 1.3 GHz 42,000,000
Intel Core 2 Duo 2006 2.4 - 1.8 GHz 291,000,000
Intel Core i7 Broadwell E 2016 3.5 GHz 3,200,000,000
10 core
AMD Ryzen 8 core 2017 3.6 GHz 4,800,000,000

1/2/2018 Usha Gogineni 3

 Moore’s Law

Transistor Count doubles

every 2 years

1/2/2018 Usha Gogineni 4

 MOSFET Scaling
 CMOS Scaling has enabled VLSI
Processor Date of Clock Speed Transistor Count Process Chip Area
intro (mm2)
Intel 4004 1971 108 kHz 2300 10 mm 12 mm2
Intel 8086 1978 10 – 4.77 MHz 29,000 3 mm 33 mm2
Intel 80486 1989 50 – 25 MHz 1,180,235 1 mm 173 mm2
Pentium 1993 66 – 60 MHz 3,100,000 0.8 mm 294 mm2
Pentium 4 2000 2 – 1.3 GHz 42,000,000 0.18 mm 217 mm2
Core 2 Duo 2006 2.4 - 1.8 GHz 291,000,000 65 nm 143 mm2
Intel Core i7 Broadwell 2016 3.5 GHz 3,200,000,000 14 nm 246 mm2
E 10 core
AMD Ryzen 8 core 2017 3.6 GHz 4,800,000,000 14 nm 192 mm2

1/2/2018 Usha Gogineni 5

 Minimum Feature Size

1/2/2018 Usha Gogineni 6

 Clock Speed

1/2/2018 Usha Gogineni 7

1/2/2018 Usha Gogineni 8
 Design Abstraction

Microprocessor

Adder

NAND, NOR

Implement gates
using transistors

MOSFET

1/2/2018 Usha Gogineni 9

 MOSFET as a switch

1/2/2018 Usha Gogineni 10

 Inverter
Symbol Circuit Schematic

Pull Up

Truth Table Pull Down

1/2/2018 Usha Gogineni 11

 CMOS Logic
Pull Down Network

1/2/2018 Usha Gogineni 12

 CMOS Logic
Pull Up Network

1/2/2018 Usha Gogineni 13

 NAND Gate
Truth Table

Symbol 2-input NAND 3-input NAND

1/2/2018 Usha Gogineni 14

 Compound Gates

Pull Down Network

Pull Up Network

1/2/2018 Usha Gogineni 15

 Next Lecture

• CMOS Manufacturing

1/2/2018 Usha Gogineni 16

 References
• Neil Weste and David Harris, “CMOS VLSI Design – A Circuits
and Systems Perspective”, 4th Edition

• Jan Rabaey, “Digital Integrated Circuits – A Design

Perspective”, 2nd Edition

• Other Sources …

1/2/2018 Usha Gogineni 17