Documente Academic
Documente Profesional
Documente Cultură
UCC28180
SLUSBQ5D – NOVEMBER 2013 – REVISED JULY 2016
LINE Bridge
INPUT ± Rectifier +
1 GND GATE 8
Auxilary
2 ICOMP VCC 7 Supply
3 ISENSE VSENSE 6
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.
UCC28180
SLUSBQ5D – NOVEMBER 2013 – REVISED JULY 2016 www.ti.com
Table of Contents
1 Features .................................................................. 1 8.4 Device Functional Modes........................................ 20
2 Applications ........................................................... 1 9 Application and Implementation ........................ 21
3 Description ............................................................. 1 9.1 Application Information............................................ 21
4 Revision History..................................................... 2 9.2 Typical Application .................................................. 22
5 Description (Continued) ........................................ 3 10 Power Supply Recommendations ..................... 36
10.1 Bias Supply ........................................................... 36
6 Pin Configuration and Functions ......................... 4
7 Specifications......................................................... 5 11 Layout................................................................... 36
11.1 Layout Guidelines ................................................. 36
7.1 Absolute Maximum Ratings ...................................... 5
11.2 Layout Example .................................................... 38
7.2 ESD Ratings ............................................................ 5
7.3 Recommended Operating Conditions....................... 5 12 Device and Documentation Support . . ............. 39
7.4 Thermal Information .................................................. 5 12.1 Documentation Support ....................................... 39
7.5 Electrical Characteristics........................................... 6 12.2 Receiving Notification of Documentation Updates 39
7.6 Typical Characteristics .............................................. 8 12.3 Community Resources.......................................... 39
12.4 Trademarks ........................................................... 39
8 Detailed Description ............................................ 12
12.5 Electrostatic Discharge Caution ............................ 39
8.1 Overview ................................................................. 12
12.6 Glossary ................................................................ 39
8.2 Functional Block Diagram ....................................... 13
8.3 Feature Description................................................. 14 13 Mechanical, Packaging, and Orderable
Information ........................................................... 39
4 Revision History
• Changed the correct page number in the C Revision History of the diode addition to the Functional Block Diagram. ......... 2
• Changed text value of 0.538 to 0.366 to align with Equation 85. Updated change was implemented in the C revision
and recorded in the D revision. ............................................................................................................................................ 31
• Added D4 to Table 2. Updated change was implemented in the C revision and recorded in the D revision. ..................... 37
• Added Receiving Notification of Documentation Updates.................................................................................................... 39
• Added Community Resources.............................................................................................................................................. 39
• Added ESD Rating table, Feature Description section, Device Functional Modes, Application and Implementation
section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and
Mechanical, Packaging, and Orderable Information section ................................................................................................. 1
5 Description (Continued)
Simple external networks allow for flexible compensation of the current and voltage control loops. In addition,
UCC28180 offers an enhanced dynamic response circuit that is based on the voltage feedback signal to deliver
improved response under fast load transients, both for output overvoltage and undervoltage conditions. An
unique VCOMP discharge circuit provided in UCC28180 is activated whenever the voltage feedback signal
exceeds VOVP_L thus allowing a chance for the control loop to stabilize quickly and avoid encountering the
overvoltage protection function when PWM shutoff can often cause audible noise. Controlled soft start gradually
regulates the input current during start-up and reduces stress on the power switches. Numerous system-level
protection features available in the controller include VCC UVLO, peak current limit, soft overcurrent, output
open-loop detection, output overvoltage protection and open-pin detection (VISNS). A trimmed internal reference
provides accurate protection thresholds and regulation set-point. The user can control low-power standby mode
by pulling the VSENSE pin below 0.82 V.
8-Pin SOIC
D Package
(TOP VIEW)
1 GND GATE 8
2 ICOMP VCC 7
3 ISENSE VSENSE 6
4 FREQ VCOMP 5
Pin Functions
PIN
I/O DESCRIPTION
NAME NO.
Gate Drive: Integrated push-pull gate driver for one or more external power MOSFETs. Typical 2.0-A sink
GATE 8 O
and 1.5-A source capability. Output voltage is typically clamped at 15.2 V (typical).
GND 1 Ground: device ground reference.
Current Loop Compensation: Transconductance current amplifier output. A capacitor connected to GND
ICOMP 2 O provides compensation and averaging of the current sense signal in the current control loop. The controller is
disabled if the voltage on ICOMP is less than 0.2 V, (ICOMPP protection function).
Inductor Current Sense: Input for the voltage across the external current sense resistor, which represents
the instantaneous current through the PFC boost inductor. This voltage is averaged by the current amplifier to
eliminate the effects of ripple and noise. Soft Over Current (SOC) limits the average inductor current. Cycle-
ISENSE 3 I by-cycle peak current limit (PCL) immediately shuts off the GATE drive if the peak-limit voltage is exceeded.
An internal 2.3-µA current source pulls ISENSE above 0.085 V to shut down PFC operation if this pin
becomes open-circuited, (ISOP protection function). Use a 220-Ω resistor between this pin and the current
sense resistor to limit inrush-surge currents into this pin.
Device Supply: External bias supply input. Under-Voltage Lockout (UVLO) disables the controller until VCC
exceeds a turn-on threshold of 11.5 V. Operation continues until VCC falls below the turn-off (UVLO)
VCC 7
threshold of 9.5 V. A ceramic by-pass capacitor of 0.1 µF minimum value should be connected from VCC to
GND as close to the device as possible for high-frequency filtering of the VCC voltage.
Voltage Loop Compensation: Transconductance voltage error amplifier output. A resistor-capacitor network
connected from this pin to GND provides compensation. VCOMP is held at GND until VCC, and VSENSE
exceed their threshold voltages. Once these conditions are satisfied, VCOMP is charged until the VSENSE
VCOMP 5 O voltage reaches its nominal regulation level. When Enhanced Dynamic Response (EDR) is engaged, a higher
transconductance is applied to VCOMP to reduce the charge or discharge time for faster transient response.
Soft Start is programmed by the capacitance on this pin. VCOMP is pulled low when VCC UVLO,
OLP/Standby, ICOMPP and ISOP functions are activated.
Switching Frequency Setting: This pin allows the setting of the operating switching frequency by connecting
FREQ 4 O
a resistor to ground. The programmable frequency range is from 18 kHz to 250 kHz.
Output Voltage Sense: An external resistor-divider network connected from this pin to the PFC output
voltage provides feedback sensing for regulation to the internal 5-V reference voltage. A small capacitor from
this pin to GND filters high-frequency noise. Standby disables the controller and discharges VCOMP when
the voltage at VSENSE drops below the Open-Loop Protection (OLP) threshold of 16.5%VREF (0.82 V). An
internal 100-nA current source pulls VSENSE to GND during pin disconnection. Enhanced Dynamic
VSENSE 6 I
Response (EDR) rapidly returns the output voltage to its normal regulation level when a system line or load
step causes VSENSE to rise above 105% or fall below 95% of the reference voltage. Two level Output Over-
Voltage Protection (OVP): a 4-kΩ resistor connects VCOMP to ground to rapidly discharge VCOMP when
VSENSE exceeds 107% (VOVP_L) of the reference voltage. If VSENSE exceeds 109% (VOVP_H) of the
reference voltage, GATE output will be disabled until VSENSE drops below 102% of the reference voltage.
7 Specifications
7.1 Absolute Maximum Ratings (1)
Over operating free-air temperature range, all voltages are with respect to GND (unless otherwise noted). Currents are
positive into and negative out of the specified terminal.
MIN MAX UNIT
Input voltage range VCC, GATE –0.3 22 V
FREQ, VSENSE, VCOMP, ICOMP –0.3 7
ISENSE –24 7
Input current range VSENSE, ISENSE –1 1 mA
Junction temperature, TJ Operating –55 150 °C
Lead temperature, TSOL Soldering, 10 s 300 °C
Storage temperature, Tstg –65 150 °C
(1) Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings
only and functional operation of the device at these or any other condition beyond those included under “recommended operating
conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods of time may affect device reliability.
(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.
(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application
report (SPRA953).
(2) The junction-to-ambient thermal resistance under natural convection is obtained in a simulation on a JEDEC-standard, high-K board, as
specified in JESD51-7, in an environment described in JESD51-2a.
(3) The junction-to-case (top) thermal resistance is obtained by simulating a cold plate test on the package top. No specific JEDEC-
standard test exists, but a close description can be found in the ANSI SEMI standard G30-88.
(4) The junction-to-board thermal resistance is obtained by simulating in an environment with a ring cold plate fixture to control the PCB
temperature, as described in JESD51-8.
(5) The junction-to-top characterization parameter, ψJT, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining RθJA, using a procedure described in JESD51-2a (sections 6 and 7).
(6) The junction-to-board characterization parameter, ψJB, estimates the junction temperature of a device in a real system and is extracted
from the simulation data for obtaining RθJA, using a procedure described in JESD51-2a (sections 6 and 7).
0.99
265
0.97
FSW ± Switching Frequency (kHz)
0.93
165
0.91
115
0.89
65
0.87
15 0.85
0 20 40 60 80 100 120 140 15 35 55 75 95 115 135 155 175 195 215 235 255
RFREQ (KŸ) FSW ± Switching Frequency (kHz)
C001 C002
VCC = 15 V
Figure 1. Switching Frequency vs. Resistor Figure 2. Maximum Duty Cycle vs. Switching Frequency
12.0 3.5
VCC Turn ON
11.5
3.0
VCCON/VCCOFF ± UVLO Threshold (V)
11.0
2.5
1.0
9.0
8.5 0.5
8.0 0.0
±40 10 60 110 0 5 10 15 20 25
TJ ± Temperature (ƒC) VCC ± Bias Supply Voltage (V)
C003 C004
TJ = 25 °C VSENSE= 3 V
No Gate Load FSW = 65 kHz
Figure 3. UVLO Threshold vs. Temperature Figure 4. Supply Current vs. Bias Supply Voltage
9 70
8 65
7
Operating, GATE Load = 4.7 nF 60
ICC ± Supply Current (mA)
6
55
5
50
4 Pre-Start
45
3
40
2
Standby
1 35
0 30
±40 10 60 110 ±40 10 60 110
TJ ± Temperature (ƒC) TJ ± Temperature (ƒC)
C005 C006
Figure 5. Supply Current vs. Temperature Figure 6. Pre-Start Supply Current vs. Temperature
73 73
71 71
fSW ± Switching Frequency (kHz)
67 67
65 65
Switching Frequency Switching Frequency
63 63
61 61
59 59
57 57
55 55
±40 10 60 110 9 11 13 15 17 19 21 23
TJ ± Temperature (ƒC) VCC ± Bias Supply Voltage (V)
C007 C008
Figure 7. Oscillator Frequency (65 kHz) vs. Temperature Figure 8. Oscillator Frequency (65 kHz) vs. Bias Supply
Voltage
20.0 250.0
19.5 249.5
Switching Frequency (kHz)
Oscillator Frequency (kHz)
19.0 249.0
18.5 248.5
18.0 248.0
17.5 247.5
17.0 247.0
16.5 246.5
16.0 246.0
15.5 245.5
15.0 245.0
±50 ±25 0 25 50 75 100 125 ±50 ±25 0 25 50 75 100 125
Temperature (ƒC) C006 Temperature (ƒC) C002
VCC = 15 V VCC = 15 V
Figure 9. Oscillator Frequency (18 kHz) vs. Temperature Figure 10. Oscillator Frequency (250 kHz) vs. Temperature
20.0 250.0
19.5 249.5
Oscillator Frequency (kHz)
19.0 249.0
18.5 248.5
18.0 248.0
17.5 247.5
17.0 247.0
16.5 246.5
16.0 246.0
15.5 245.5
15.0 245.0
9 11 13 15 17 19 21 9 11 13 15 17 19 21
Bias Supply Voltage (V) C003 Bias Supply Voltage (V) C004
TJ = 25 °C TJ = 25 °C
Figure 11. Oscillator Frequency (18 kHz) vs. Bias Voltage Figure 12. Oscillator Frequency (250 kHz) vs. Bias Voltage
1.8 ±47
1.6 ±49
1.4 ±51
1.2 ±53
1.0 ±55
Gain, No EDR
0.8 Gain ±57
0.6 ±59
0.4 ±61
0.2 ±63
0.0 ±65
±40 10 60 110 ±40 10 60 110
TJ ± Temperature (ƒC) TJ t Temperature (ƒC)
C009 C010
VCC = 15 V VCC = 15 V
Figure 13. Current Loop Gain vs. Temperature Figure 14. Voltage Loop Gain vs. Temperature
5.5 0.00
5.4 ±0.05
5.3 ±0.10
5.2 ±0.15
5.1 ±0.20
5.0 ±0.25
Reference Voltage
4.9 ±0.30
Soft Over-Current Protection (SOC)
4.8 ±0.35
4.7 ±0.40
4.6 ±0.45
4.5 ±0.50
±40 10 60 110 ±40 10 60 110
TJ ± Temperature (ƒC) TJ ± Temperature (ƒC)
C011 C012
VCC = 15 V VCC = 15 V
Figure 15. Reference Voltage vs. Temperature Figure 16. ISENSE Threshold Soft Over Current (SOC) vs.
Temperature
115 2.0
VOVP_H/VOVP_L/VOVD/VOVP_H(RST)/VUVD t VSENSE Threshold (% of VREF)
1.8
VOVP_L
1.4
VOVD
105 1.2
VOVP_H(RST)
1.0
VOLP
100 0.8
0.6
VUVD
95 0.4
0.2
90 0.0
±40 ±15 10 35 60 85 110 ±40 10 60 110
TJ t Temperature (ƒC) TJ ± Temperature (ƒC)
C013 C014
VCC = 15 V VCC = 15 V
Figure 17. VSENSE Threshold vs. Temperature Figure 18. VSENSE Threshold Open Loop vs. Temperature
630 45
610 40
590 35
570 30
t ± Time (ns)
t ± Time (ns)
tOFF(min) Rise Time
550 25
530 20
Fall Time
510 15
490 10
470 5
450 0
±40 ±15 10 35 60 85 110 ±40 ±15 10 35 60 85 110
TJ ± Temperature (ƒC) TJ ± Temperature (ƒC)
C015 C016
ICOMP = 0.72 V VSENSE = 3 V FSW = 65 kHz VCC = 15 V CGATE = 4.7 nF VGATE = 2 V-8 V
Figure 19. Minimum Off Time vs. Temperature Figure 20. Gate Drive Rise/Fall Time vs. Temperature
50 2.0
45 1.8
40 1.6
30 1.2
t ± Time (ns)
Rise Time
25 1.0
20 0.8 VGATE
Fall Time
15 0.6
10 0.4
5 0.2
0 0.0
10 12 14 16 18 20 22 ±40 ±15 10 35 60 85 110
VCC ± Bias Supply Voltage (V) TJ ± Temperature (ƒC)
C017 C018
Figure 21. Gate Drive Rise/Fall Time vs. Bias Supply Voltage Figure 22. Gate Low Voltage vs. Temperature
8 Detailed Description
8.1 Overview
The UCC28180 is a boost controller for power factor correction operating at a fixed frequency in continuous
conduction mode. The UCC28180 requires few external components to operate as an active PFC pre-regulator.
UCC28180 employs two control loops. An internal error amplifier and 5-V reference provide a slow outer loop to
control output voltage. External compensation of this outer loop is applied by means of the VCOMP pin. The
inner current loop shapes the average input current to match the sinusoidal input voltage. The inner current loop
avoids the need to sense input voltage by exploiting the relationship between input voltage and boost duty-cycle.
External compensation of the inner current loop is applied by means of the ICOMP pin.
The operating switching frequency can be programmed from 18 kHz to 250 kHz simply by connecting the FREQ
pin to ground through a resistor.
UCC28180 includes a number of protection functions designed to ensure it is reliable, and will provide safe
operation under all conditions, including abnormal or fault conditions.
EMI Filter
LBST DBST
VOUT
LINE Bridge
INPUT – Rectifier +
RFB1
CIN QBST RGATE
COUT RLOAD
RFB2
RSENSE
Auxiliary Supply
VCOMP
M1
+
OVP_H Q S
RISENSEfilter 5.45V
4k
Q R + 5.10V
ISENSE Peak Current Limit (PCL)
3
300ns
1V Leading Edge Over voltage protection
PCL
CISENSEfilter Blanking OVP_L +
+ 5.35V
+ SOC
-2.5X
+
Protection
Open-pin
ISENSE
EDR 5.25V
Soft Over Current (SOC) Over voltage detector
+ 4.75V
0.72V SOC
EDR
ISOP + Under voltage detector
+ 0.82V
OLP/STANDBY
FREQ ICOMPP
100 nA
4 Oscillator ISOP Voltage Error
FAULT Amplifier
UVLO + 5V
RFREQ OLP gmv VSENSE
6
gmv Enhancement End of soft start detector CVSENSE
+
END OF SS 4.9V
VCOMP
5
Rapid Discharge RCV
UVLO when SS EDR
VCC < VCC OFF Q S END OF SS CCV2
FAULT
VPRECHARGE CCV1
FAULT Q R FAULT
Soft-Start
+ 5V
VCOMP gmv
– VSENSE
FAULT
VCOMP
ISS = –40 uA
for VSENSE < 4.25 V
during Soft-Start
FAULT
END OF SS
(LATCHED)
UVLO
VCC
Auxiliary Supply +
VCC ON 11.5 V S Q
C DECOUPLE UVLO
GND R Q
VCC OFF 9.5 V +
8.3.9 Output Overvoltage Detection (OVD), Undervoltage Detection (UVD) and Enhanced Dynamic
Response (EDR)
During normal operation, small perturbations on the PFC output voltage rarely exceed ±5% deviation and the
normal voltage control loop gain drives the output back into regulation. For large changes in line or load, if the
output voltage perturbation exceeds ±5%, an output over-voltage (OVD) or under-voltage (UVD) is detected and
Enhanced Dynamic Response (EDR) acts to speed up the slow response of the low-bandwidth voltage loop.
During EDR, the transconductance of the voltage error amplifier is increased approximately five times to speed
charging or discharging the voltage-loop compensation capacitors to the level required for regulation. EDR is
disabled when 5.25 V > VSENSE > 4.75 V. The EDR feature is not activated until soft start is completed. The
UVD is disabled during soft over protection (SOC) condition (since UVD and SOC conflict with each other).
5.35 V
+ OVP_H
5.45 V S Q
OVERVOLTAGE
PROTECTION
R Q
5.10 V +
Output Voltage
RFB1 + EDR
Standby OVERVOLTAGE
5.25 V
VSENSE DETECTION
UNDERVOLTAGE
RFB2 DETECTION
4.75 V + EDR
Optional
SOFT-START COMPLETE 4.9 V END OF SS
OPEN LOOP
PROTECTION/STANDBY 0.82 V + OLP/STANDBY
ISENSE
3
RISENSEfilter CISENSEfilter
300ns
(Optional)
1V
Leading Edge PCL
Blanking
+
+ -2.5x
PWM
FAULT
OVP_H GATE
8
PCL S Q
V ICOMP
VRAMP = F(VCOMP)
tON tOFF
NOTE
Information in the following applications sections is not part of the TI component
specification, and TI does not warrant its accuracy or completeness. TI’s customers are
responsible for determining suitability of components for their purposes. Customers should
validate and test their design implementation to confirm system functionality.
D2
1N5406
F1
250 VAC L2 D3
8A 327 µH C3D04060A
RT1 TP11
9.2 Typical Application
t°
L1 BR1 TP7
5 ohm
+
5 mH GBU8J-BP
-
0.33 µF MBR140SFT1G 270 µF 1 +VOUT
Vin = 85 VAC to 265 VAC, 47 Hz to 63 Hz
C18 2
0.1 µF 3
NEUTRAL
3 4
2 LINE
R5 Q1 VOUT RTN
LINE
SLUSBQ5D – NOVEMBER 2013 – REVISED JULY 2016
1 3.3 SPP20N60C3
C2 C4 R4
EARTH J1 2200 pF 2200 pF JP1 0.032 R7 C17
10.0k 0.1 µF
TP12
GND_EARTH
GND
TP9
R2
221
R8
49.9
TP10
NOTES:
LINE INPUT VOLTAGE: 85 VRMS - 265 VRMS, 47 Hz - 63 Hz
PEAK INPUT CURRENT: 7 A R9
332k
OUTPUT VOLTAGE: 390 VDC nominal
MAXIMUM OUTPUT POWER: 360 W
MAXIMUM OUTPUT CURRENT: 0.923 A R10
332k
HS1 COMMON TO Q1, BR1, AND D3
TP4
R11
340k
U1
1 8 TP5
GND GATE
C6 R13
0603 C7 C8 R3 C9 C11 C12 C14 C15 13.3k
TP1 2700pF 1000 pF 17.8k 1 µF 0.1 µF C13 0.47µF 820 pF
1 1 4.7µF
GND
This example illustrates the design process and component selection for a continuous mode power factor
correction boost converter utilizing the UCC28180. The pertinent design equations are shown for a universal
input, 360-W PFC converter with an output voltage of 390 V.
265
FSW ± Switching Frequency (kHz)
215
165
115
65
15
0 20 40 60 80 100 120 140
RFREQ (KŸ)
C001
The duty cycle is a function of the rectified input voltage and will be continuously changing over the half line
cycle. The duty cycle, DUTY(max), can be calculated at the peak of the minimum input voltage:
VOUT - VIN _ RECTIFIED(min)
DUTY(max) =
VOUT (34)
VIN _ RECTIFIED(min) = 2 ´ 85 V = 120 V (35)
390 V - 120 V
DUTY(max) = = 0.692
390 V (36)
The required ripple current rating at twice the line frequency is equal to:
IOUT(max)
ICOUT _ 2fline =
2 (62)
0.923 A
ICOUT _ 2fline = = 0.653 A
2 (63)
There is a high frequency ripple current through the output capacitor:
16 VOUT
ICOUT _ HF = IOUT(max) - 1.5
3pVIN _ RECTIFIED(min)
(64)
16 ´ 390 V
ICOUT _ HF = 0.923 A - 1.5 = 1.848 A
3p ´ 120 V (65)
The total ripple current in the output capacitor is the combination of both and the output capacitor must be
selected accordingly:
2 2
I COUT _ RMS(total) = ICOUT _ 2fline + ICOUT _ HF (66)
2 2
I COUT _ RMS(total) = 0.653 A + 1.848 A = 1.96 A (67)
æR + RFB2 ö
VOUT(uvp) = VUVD ç FB1 ÷
è RFB2 ø (75)
æ 1MW + 13kW ö
VOUT(uvp) = 4.75 V ´ ç ÷ = 371.6 V
è 13kW ø (76)
A small capacitor on VSENSE must be added to filter out noise. Limit the value of the filter capacitor such that
the RC time constant is limited to approximately 10 µs so as not to significantly reduce the control response time
to output voltage deviations.
10 ms
C VSENSE = = 769pF
RFB2 (77)
The closest standard value of 820 pF was used on VSENSE for a time constant of 10.66 µs.
3.5
3.0
2.5
M1M2
2.0
1.5
1.0
0.5
0.0
0.0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0
VCOMP (V) C007
For the given M1M2 of 0.751 V/µs, the VCOMP approximately equal to 3 V, as shown in Figure 31.
The individual loop factors, M1 which is the current loop gain factor, and M2 which is the voltage loop PWM ramp
slope, are calculated using the following conditions:
The M1 non-linear current loop gain factor follows the following identities:
For designs that allow a high inductor ripple current, the current averaging pole, which functions to flatten out the
ripple current on the input of the PWM comparator, should be at least decade before the converter switching
frequency. Analysis on the completed converter may be needed to determine the ideal compensation pole for the
current averaging circuit as too large of a capacitor on ICOMP will add phase lag and increase iTHD where as too
small of an ICOMP capacitor will result in not enough averaging and an unstable current averaging loop. The
frequency of the current averaging pole, fIAVG, is chosen to be at approximately 5 kHz for this design as the
current ripple factor, ∆IRIPPLE, was chosen at the onset of the design process to be 40%, which is large enough to
force DCM operation and result in relatively high inductor ripple current. The required capacitor on ICOMP,
CICOMP, for this is determined using the transconductance gain, gmi, of the internal current amplifier:
g ´ M1
CICOMP = mi
K12pfIAVG (100)
0.95mS ´ 0.538
CICOMP = = 2330pF
7 ´ 2 ´ p ´ 5kHz (101)
A standard value 2700-pF capacitor for CICOMP results in a current averaging pole frequency of 4.314 kHz.
gmi ´ M1
fIAVG = = 4.314kHz
K1 ´ 2 ´ p ´ 2700pF (102)
The transfer function of the current loop can be plotted:
K 2.5RSENSE VOUT 1
GCL (f) = 1 ´
KFQM1M2LBST s(f)2 K1CICOMP
s(f) +
gmi ´ M1 (103)
(
GCLdB (f) = 20log GCL (f) ) (104)
100 ±80
Gain
80 Phase ±90
60 ±100
40 ±110
20 ±120
Gain (dB)
Phase (ƒ)
0 ±130
±20 ±140
±40 ±150
±60 ±160
±80 ±170
±100 ±180
10 100 1k 10k 100k 1M
Frequency (Hz) C005
The voltage transfer function, GVL(f) contains the product of the voltage feedback gain, GFB, and the gain from the
pulse width modulator to the power stage, GPWM_PS, which includes the pulse width modulator to power stage
pole, fPWM_PS. The plotted result is shown in Figure 32.
RFB2
GFB =
RFB1 + RFB2
13kW
GFB = = 0.013
1MW + 13kW (105)
1
fPWM _ PS = 3
K12.5RSENSE VOUT COUT
2p 2
KFQM1M2 VIN(nom)
1
fPWM _ PS = = 1.479Hz
7 ´ 2.5 ´ 0.032W ´ 390V 3 ´ 270 mF
2p
V
8.475 ms ´ 0.539 ´ 1.392 ´ 115 V 2
ms (106)
M3 VOUT
M1M2 ´ 1V
GPWM _ PS (f) =
s(f)
1+
2pfPWM _ PS (107)
GVL (f) = GFBGPWM _ PS (f)
(
GVLdB (f) = 20log GVL (f) ) (108)
100 0
PWM to Power Stage Gain
80 Total Open Loop Gain ±10
60 Total Open Loop Phase ±20
40 ±30
20 ±40
Gain (dB)
Phase (ƒ)
0 ±50
±20 ±60
±40 ±70
±60 ±80
±80 ±90
±100 ±100
0.01 0.1 1 10 100 1000
Frequency (Hz) C008
Figure 33. Bode Plot of the Open Voltage Loop without Error Amplifier
The voltage error amplifier is compensated with a zero, fZERO, at the fPWM_PS pole and a pole, fPOLE, placed at 20
Hz to reject high frequency noise and roll off the gain amplitude. The overall voltage loop crossover, fV, is desired
to be at 10 Hz. The compensation components of the voltage error amplifier are selected accordingly.
1
fZERO =
2pR VCOMPC VCOMP (109)
1
fPOLE =
R VCOMPC VCOMPC VCOMP _ P
2p
C VCOMP + C VCOMP _ P (110)
é ù
ê ú
ê 1 + s(f)R VCOMPC VCOMP ú
GEA (f) = gmv ê ú
ê é æ R VCOMPC VCOMPC VCOMP _ P ö ù ú
(
ê C VCOMP + C VCOMP _ P s(f) ê1 + s(f) çç ) ÷ú ú
÷ú
êë êë è C VCOMP + C VCOMP _ P ø û úû (111)
From Figure 33, the gain of the voltage transfer function at 10 Hz is approximately 0.081 dB. Estimating that the
parallel capacitor, CVCOMP_P, is much smaller than the series capacitor, CVCOMP, the unity gain will be at fV, and
the zero will be at fPWM_PS, the series compensation capacitor is determined:
fV = 10Hz (112)
fV
gmv
fPWM _ PS
C VCOMP = 0 - GVLdB (f )
10 20 ´ 2pfV (113)
10Hz
56 ms ´
1.479Hz
C VCOMP = 0 - 0.081dB
= 6.08 mF
10 20 ´ 2 ´ p ´ 10Hz (114)
The capacitor for VCOMP must have a voltage rating that is greater than the absolute maximum voltage rating of
the VCOMP pin, which is 7 V. The readily available standard value capacitor that is rated for at least 10 V in the
package size that would fit the application was 4.7 µF and this is the value used for CVCOMP in this design
example.
RVCOMP is calculated using the actual CVCOMP capacitor value.
C VCOMP = 4.7 mF (115)
1
R VCOMP =
2pfZEROC VCOMP (116)
1
R VCOMP = = 22.89kW
2 ´ p ´ 1.479Hz ´ 4.7 mF (117)
A 22.6-kΩ resistor is used for RVCOMP.
C VCOMP
C VCOMP _ P =
2pfPOLER VCOMPC VCOMP - 1 (118)
4.7 mF
C VCOMP _ P = = 0.381mF
2 ´ p ´ 20Hz ´ 22.6k kW ´ 4.7 mF - 1 (119)
A 0.47-µF capacitor is used for CVCOMP_P.
The total closed loop transfer function, GVL_total, contains the combined stages and is plotted in Figure 34.
GVL _ total (f) = GFB (f)GPWM _ PS (f)GEA (f) (120)
(
GVL _ totaldB (f) = 20log GVL _ total (f) ) (121)
100 100
50 80
0 60
Gain (dB)
Phase (ƒ)
±50 40
±100 EA Gain 20
Total Closed Loop Gain
Total Closed Loop Phase Margin
±150 0
0.01 0.1 1 10 100 1000
Frequency (Hz) C001
1.00
0.99
0.98
0.97
0.96
0.95
0.94
0.93
EFFICIENCY
0.92
0.91
0.90
0.89
0.88 85 VAC, 60 Hz
0.87
0.86
0.85 115 VAC, 60 Hz
0.84
0.83 230 VAC, 50 HZ
0.82
0.81 265 VAC, 50 Hz
0.80
0.0 0.1 0.2 0.3 0.4 0.5 0.6 0.7 0.8 0.9 1.0
LOAD (A) C001
0.14
PWR 573
0.12 EN61000-3-2 Class D max
0.08
0.06
0.04
0.02
0.00
3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
HARMONIC NUMBER
C004
Figure 37. UCC28180EVM-573 Total Harmonic Distortion Figure 38. UCC28180EVM-573 Current Harmonics,
(As a Function of Line Voltage and Load Current) (230-VAC, 50-Hz Input, Full Load, Without the Fundamental)
0.14
PWR 573
0.12 EN61000-3-2 Class D max
0.08
0.06
0.04
0.02
0.00
3 5 7 9 11 13 15 17 19 21 23 25 27 29 31 33 35 37 39
HARMONIC NUMBER
C005
VCC
VCC(ON) 11.5 V
VCC(OFF) 9.5 V
ICC
ICC(ON)
ICC(prestart) < 75 µA
Controller
Soft-
State UVLO Soft-Start Run Fault/standby Run UVLO
Start
PWM
OFF Ramp Regulated OFF Ramp Regulated OFF
State
The device's bias operates in several states. During startup, VCC Under-Voltage LockOut (UVLO) sets the
minimum operational DC input voltage of the controller. There are two UVLO thresholds. When the UVLO turn-on
threshold is exceeded, the PFC controller turns ON. If the VCC voltage falls below the UVLO turn-off threshold,
the PFC controller turns off. During UVLO, current drawn by the device is minimal. After the device turns on, Soft
Start (SS) is initiated and the boost inductor current is ramped up in a controlled manner to reduce the stress on
the external components and avoids output voltage overshoot. During soft start and after the output is in
regulation, the device draws its normal run current. If any of several fault conditions are encountered or if the
device is put in standby with an external signal, the device draws a reduced standby current.
11 Layout
12.4 Trademarks
E2E is a trademark of Texas Instruments.
All other trademarks are the property of their respective owners.
12.5 Electrostatic Discharge Caution
These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam
during storage or handling to prevent electrostatic damage to the MOS gates.
12.6 Glossary
SLYZ022 — TI Glossary.
This glossary lists and explains terms, acronyms, and definitions.
www.ti.com 28-Jun-2016
PACKAGING INFORMATION
Orderable Device Status Package Type Package Pins Package Eco Plan Lead/Ball Finish MSL Peak Temp Op Temp (°C) Device Marking Samples
(1) Drawing Qty (2) (6) (3) (4/5)
(1)
The marketing status values are defined as follows:
ACTIVE: Product device recommended for new designs.
LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.
NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.
PREVIEW: Device has been announced but is not in production. Samples may or may not be available.
OBSOLETE: TI has discontinued the production of the device.
(2)
Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability
information and additional product content details.
TBD: The Pb-Free/Green conversion plan has not been defined.
Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that
lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.
Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between
the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.
Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight
in homogeneous material)
(3)
MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
(4)
There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
(5)
Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation
of the previous line and the two combined represent the entire Device Marking for that device.
(6)
Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish
value exceeds the maximum column width.
Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information
provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and
continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals.
TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.
Addendum-Page 1
PACKAGE OPTION ADDENDUM
www.ti.com 28-Jun-2016
In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.
Addendum-Page 2
PACKAGE MATERIALS INFORMATION
www.ti.com 28-Jun-2016
Pack Materials-Page 1
PACKAGE MATERIALS INFORMATION
www.ti.com 28-Jun-2016
Pack Materials-Page 2
IMPORTANT NOTICE
Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other
changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest
issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and
complete. All semiconductor products (also referred to herein as “components”) are sold subject to TI’s terms and conditions of sale
supplied at the time of order acknowledgment.
TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI’s terms
and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary
to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily
performed.
TI assumes no liability for applications assistance or the design of Buyers’ products. Buyers are responsible for their products and
applications using TI components. To minimize the risks associated with Buyers’ products and applications, Buyers should provide
adequate design and operating safeguards.
TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or
other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information
published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or
endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the
third party, or a license from TI under the patents or other intellectual property of TI.
Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration
and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered
documentation. Information of third parties may be subject to additional restrictions.
Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service
voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice.
TI is not responsible or liable for any such statements.
Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements
concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support
that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which
anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause
harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use
of any TI components in safety-critical applications.
In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI’s goal is to
help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and
requirements. Nonetheless, such components are subject to these terms.
No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties
have executed a special agreement specifically governing such use.
Only those TI components which TI has specifically designated as military grade or “enhanced plastic” are designed and intended for use in
military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components
which have not been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and
regulatory requirements in connection with such use.
TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of
non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.
Products Applications
Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive
Amplifiers amplifier.ti.com Communications and Telecom www.ti.com/communications
Data Converters dataconverter.ti.com Computers and Peripherals www.ti.com/computers
DLP® Products www.dlp.com Consumer Electronics www.ti.com/consumer-apps
DSP dsp.ti.com Energy and Lighting www.ti.com/energy
Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial
Interface interface.ti.com Medical www.ti.com/medical
Logic logic.ti.com Security www.ti.com/security
Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense
Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video
RFID www.ti-rfid.com
OMAP Applications Processors www.ti.com/omap TI E2E Community e2e.ti.com
Wireless Connectivity www.ti.com/wirelessconnectivity
Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2016, Texas Instruments Incorporated