Documente Academic
Documente Profesional
Documente Cultură
KIT
ATION
EVALU B L E
AVAILA
Low-Power, 90Msps, 6-Bit ADC
MAX1011
The MAX1011 is a 6-bit analog-to-digital converter ♦ High Sampling Rate: 90Msps
(ADC) that combines high-speed, low-power operation
with a user-selectable input range, an internal refer- ♦ Low Power Dissipation: 215mW
ence, and a clock oscillator. The ADC converts analog ♦ Excellent Dynamic Performance:
signals into binary-coded digital outputs at sampling 5.85 ENOB with 20MHz Analog Input
rates up to 90Msps. The ability to directly interface with 5.7 ENOB with 50MHz Analog Input
baseband signals makes the MAX1011 ideal for use in
a wide range of communications and instrumentation ♦ ±1/4LSB INL and DNL (typ)
applications. ♦ ±1/4LSB Input Offset (typ)
The MAX1011’s input amplifier features a true differential ♦ Internal Bandgap Voltage Reference
input, a -0.5dB analog bandwidth of 55MHz, and a user-
programmable input full-scale range of 125mVp-p, ♦ Internal Oscillator with Overdrive Capability
250mVp-p, or 500mVp-p. With an AC-coupled signal, ♦ 55MHz (-0.5dB) Bandwidth Input Amplifier with
input offset is typically less than 1/4LSB. Dynamic per- True Differential Input
formance is 5.85 effective number of bits (ENOB) with a
20MHz analog input signal, or 5.7 ENOB with a 50MHz ♦ User-Selectable Full-Scale Range
signal. (125mVp-p, 250mVp-p, or 500mVp-p)
The MAX1011 operates with +5V analog and +3.3V digi- ♦ Single-Ended or Differential Input Drive
tal supplies for easy interfacing to +3.3V-logic-compatible ♦ Flexible, 3.3V, CMOS-Compatible Digital Outputs
digital signal processors and microprocessors. It comes
in a 24-pin QSOP package.
Functional Diagram
OCC+ OCC-
IN+
MAX1011
For free samples & the latest literature: http://www.maxim-ic.com, or phone 1-800-998-8800
For small orders, phone 408-737-7600 ext. 3468.
Low-Power, 90Msps, 6-Bit ADC
Stresses beyond those listed under “Absolute Maximum Ratings” may cause permanent damage to the device. These are stress ratings only, and functional
operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to
absolute maximum rating conditions for extended periods may affect device reliability.
DC ELECTRICAL CHARACTERISTICS
(VCC = +5V ±5%, VCCO = 3.3V ±300mV, TA = TMIN to TMAX, unless otherwise noted.)
2 _______________________________________________________________________________________
Low-Power, 90Msps, 6-Bit ADC
AC ELECTRICAL CHARACTERISTICS
MAX1011
(VCC = +5V ±5%, VCCO = 3.3V ±300mV, TA = +25°C, unless otherwise noted.)
PARAMETER SYMBOL CONDITIONS MIN TYP MAX UNITS
DYNAMIC PERFORMANCE (Gain = open, external 90MHz clock (Figure 7), VIN = 20MHz sine, amplitude -1dB below
full scale, unless otherwise noted.)
Maximum Sample Rate fMAX 90 Msps
Analog Input -0.5dB Bandwidth BW GAIN = GND, open, VCC 55 MHz
GAIN = open (mid gain) 5.6 5.85
ENOBM GAIN = open (mid gain), fIN = 50MHz,
5.7
Effective Number of Bits -1dB below full scale Bits
ENOBH GAIN = VCC (high gain) 5.8
ENOBL GAIN = GND (low gain) 5.85
Signal-to-Noise Plus Distortion
SINAD GAIN = open (mid gain) 35.5 37 dB
Ratio
Input Offset (Note 5) OFF Guaranteed by design -0.5 0.5 LSB
TIMING CHARACTERISTICS (Data outputs: RL = 1MΩ, CL = 15pF)
Clock to Data Propagation
tPD (Note 6) 3.0 ns
Delay
Data Valid Skew tSKEW (Note 6) 1 ns
Input to DCLK Delay tDCLK TNK+ to DCLK (Note 6) 4.5 ns
Aperture Delay tAD Figure 8 5.5 ns
clock
Pipeline Delay PD Figure 8 1
cycle
_______________________________________________________________________________________ 3
Low-Power, 90Msps, 6-Bit ADC
(VCC = +5V ±5%, VCCO = 3.3V ±300mV, fCLK = 90Msps, GAIN = open (midgain) MAX1011 evaluation kit, TA = +25°C, unless
otherwise noted.)
MAX1011-03
MAX1011-02
0
5.8 5.9
EFFECTIVE NUMBER OF BITS
5.6 5.8
-0.4
5.4 5.7
-0.6
MAX1011-05
fIN = 19.9512MHz
fCLK = 90.000MHz
1024 POINTS
-70 AC-COUPLED
-20
PHASE NOISE (dBc)
SINGLE-ENDED
AMPLITUDE (dB)
AVERAGED
-90
-40
-110
-60
-130
-80
1k 10k 100k 1M 0 9 18 27 36 45
FREQUENCY OFFSET FROM CARRIER (Hz) FREQUENCY (MHz)
0.25 0.25
DNL (LSB)
INL (LSB)
0 0
-0.25 -0.25
-0.50 -0.50
0 10 20 30 40 50 60 64 0 10 20 30 40 50 60 64
CODE CODE
4 _______________________________________________________________________________________
Low-Power, 90Msps, 6-Bit ADC
Pin Description
MAX1011
PIN NAME FUNCTION
1 GAIN Gain-Select Input. Sets input full-scale range: 125/250/500mVp-p (Table 1).
Positive Offset-Correction Compensation. Connect a 0.22µF capacitor for AC-coupled inputs. Ground
2 OCC+
pin 2 for DC-coupled inputs.
Negative Offset-Correction Compensation. Connect a 0.22µF capacitor for AC-coupled inputs. Ground
3 OCC-
pin 3 for DC-coupled inputs.
4 IN+ Noninverting Analog Input
5 IN- Inverting Analog Input
6 VCC +5V ±5% Supply. Bypass with a 0.01µF capacitor to GND (pin 9).
7 TNK+ Positive Oscillator/Clock Input
8 TNK- Negative Oscillator/Clock Input
9, 10,
GND Analog Ground
12, 13
11 VCC +5V ±5% Supply. Bypass with a 0.01µF capacitor to GND (pin 10).
14 VCC +5V ±5% Supply. Bypass with a 0.01µF capacitor to GND (pin 13).
15 N.C. No Connection
16 OGND Digital Output Ground
17 VCCO Digital Output Supply, +3.3V ±300mV. Bypass with a 47pF capacitor to OGND (pin 16).
18 DCLK Digital Clock Output. Frames the output data.
19–24 D0–D5 Digital Outputs 0–5. D5 is the most significant bit (MSB).
_______________________________________________________________________________________ 5
Low-Power, 90Msps, 6-Bit ADC
MAX1011
amplifier inputs is internally biased to a 2.35V reference pole of the offset-correction amplifier’s frequency
through a 20kΩ resistor, eliminating external DC bias response (Figures 2 and 3). The compensation capaci-
circuits. A series 0.1µF capacitor is required at the tor will determine the low-frequency corner of the ana-
amplifier input for AC-coupled signals. log input response according to the following formula:
When operating with AC-coupled inputs, the input fc = 1 / (0.1 x C)
amplifier’s DC offset voltage is nulled to within ±1/2LSB where C is the value of the compensation capacitor in
by an on-chip, offset-correction amplifier. An external µF, and fc is the corner frequency in Hz.
compensation capacitor is required to set the dominant
MAX1011
DATA 6
RF 6 BITS DIGITAL
BUFFER
DEMODULATOR
OR
DCLK DSP
LO
TANK
0.22µF 0.22µF
OFFSET OFFSET
CORREC- CORREC-
TION TION
0.1µF 0.1µF
IN+ IN+
INPUT INPUT
VSOURCE VSOURCE
AMP AMP
IN- IN-
0.1µF 0.1µF
6 _______________________________________________________________________________________
Low-Power, 90Msps, 6-Bit ADC
For applications where a DC component of the input on-chip reference and buffer eliminate any external
MAX1011
signal is present, Figures 4 and 5 show single-ended (high-impedance) connections to the reference ladder,
and differential DC-coupled input circuits. The amplifi- minimizing the potential for noise coupling from exter-
er’s input common-mode voltage range extends from nal circuitry while ensuring that the voltage reference,
1.75V to 2.75V. To prevent attenuation of the input input amplifier, and reference ladder track well with
signal’s DC component in this mode, disable the offset- variations of temperature and power supplies.
correction amplifier by grounding the OCC+ and OCC-
pins (Figures 4 and 5). Oscillator Circuit
The MAX1011 includes a differential oscillator, which is
ADC controlled by an external parallel resonant (tank) net-
The ADC block receives the analog signal from the work as shown in Figure 6. Alternatively, the oscillator
input amplifier. The ADC uses flash conversion with 63 may be overdriven with an external clock source as
fully differential comparators to digitize the analog input shown in Figure 7.
signal into a 6-bit output in offset binary format.
The MAX1011 features a proprietary encoding scheme Internal Clock Operation (Tank)
that ensures no more than 1LSB dynamic encoding If the tank circuit is used, the resonant inductor should
error. Dynamic encoding errors resulting from meta- have a sufficiently high Q and a self-resonant frequen-
stable states may occur when the analog input voltage, cy (SRF) of at least twice the intended oscillator fre-
at the time the sample is taken, falls close to the deci- quency. Coilcraft’s 1008HS-221, with an SRF of
sion point for any one of the input comparators. The 700MHz and a Q of 45, works well for this application.
resulting output code for typical converters can be Generate different clock frequency ranges by adjusting
incorrect, including false full- or zero-scale outputs. The varactor and tank elements.
MAX1011’s unique design reduces the magnitude of An internal clock-driver buffer is included to provide
this type of error to 1LSB. sharp clock edges to the internal flash comparators.
The buffer ensures that the comparators are simultane-
Internal Voltage Reference ously clocked, maximizing the ADC’s effective number
An internal buffered-bandgap reference is included on of bits (ENOB) performance.
the MAX1011 to drive the ADC’s reference ladder. The
OFFSET OFFSET
CORREC- CORREC-
TION TION
IN+ IN+
INPUT INPUT
VSOURCE VSOURCE
AMP AMP
IN- IN-
_______________________________________________________________________________________ 7
Low-Power, 90Msps, 6-Bit ADC
MAX1011
50Ω 0.1µF
Z0 = 50Ω
47pF TNK+
TNK+
10k 50Ω
CLK VCLK
VTUNE 5pF 220nH CLK
DRIVER
DRIVER
TNK-
TNK-
0.1µF
47pF
MAX1011 MAX1011
47k
50Ω
VTUNE = 0V TO 8V
fOSC = 70MHz TO 109MHz
VARACTOR DIODE PAIR IS M/A-COM MA4ST079CK-287
(SOT23 PACKAGE)
INDUCTOR COILCRAFT 1008HS-221.
MAX1011
N
N+1
ANALOG
INPUT
N+2
tAD
50%
TNK+
(INPUT CLOCK) tDCLK
1.4V
DCLK tPD
tSKEW
______________Dynamic Performance
Signal-to-noise and distortion (SINAD) is the ratio of the
fundamental input frequency’s RMS amplitude to all
other ADC output signals. The output spectrum is limit-
111111 ed to frequencies above DC and below one-half the
111110 ADC sample rate.
111101 The theoretical minimum analog-to-digital noise is
caused by quantization error, and results directly from
the ADC’s resolution: SNR = (6.02N + 1.76)dB, where
100001
OUTPUT CODE
_______________________________________________________________________________________ 9
Low-Power, 90Msps, 6-Bit ADC
OCC+ 2 23 D4
OCC- 3 22 D3
IN+ 4 21 D2
IN- 5 MAX1011 20 D1
VCC 6 19 D0
TNK+ 7 18 DCLK
TNK- 8 17 VCCO
GND 9 16 OGND
GND 10 15 N.C.
VCC 11 14 VCC
GND 12 13 GND
QSOP
10 ______________________________________________________________________________________
Low-Power, 90Msps, 6-Bit ADC
Package Information
MAX1011
QSOP.EPS
______________________________________________________________________________________ 11
Low-Power, 90Msps, 6-Bit ADC
MAX1011
NOTES
12 ______________________________________________________________________________________