AUX

Hardware Description

Compiles by Thunder-link.com

A leading professional Huawei network product supplier

HUAWEI TECHNOLOGIES CO., LTD.

Copyright © Huawei Technologies Co., Ltd. 2013. All rights reserved.
No part of this document may be reproduced or transmitted in any form or by any means
without prior written consent of Huawei Technologies Co., Ltd.

Trademarks and Permissions

and other Huawei trademarks are trademarks of Huawei Technologies Co., Ltd.
All other trademarks and trade names mentioned in this document are the property of their
respective holders.

Notice
The purchased products, services and features are stipulated by the contract made between
Huawei and the customer. All or part of the products, services and features described in this
document may not be within the purchase scope or the usage scope. Unless otherwise
specified in the contract, all statements, information, and recommendations in this document
are provided "AS IS" without warranties, guarantees or representations of any kind, either
express or implied.
The information in this document is subject to change without notice. Every effort has been
made in the preparation of this document to ensure accuracy of the contents, but all
statements, information, and recommendations in this document do not constitute a warranty
of any kind, express or implied.

Huawei Technologies Co., Ltd.

Address: Huawei Industrial Base
Bantian, Longgang
Shenzhen 518129
People's Republic of China
Website: http://www.huawei.com

Email: support@huawei.com
1.1 PEX2
This topic describes the version, application, functions, working principle,
front panel, and technical specifications of the PEX2 (2-port 10 Gigabit
Ethernet switching processing board). This topic also describes how to
configure and commission the PEX2.

1.1.1 Version Description

The PEX2 is available in one functional version, namely, N1.

1.1.2 Application
The PEX2 is mainly used in the packet data transmission field to
transmit/receive data packets, manage bandwidths, and implement switching
of data packets.
Figure 7-5 shows the typical networking and application of the PEX2. The
PEX2 works with the cross-connect board that provides the packet switching
function to meet the requirement of packet features. With this board, the TDM
domain can be overlapped with the packet domain on the OptiX OSN
equipment so that the data can be transmitted in the two domains. In this
manner, an MSTP network can smoothly evolve to a packet switching
network.

Figure 1-1 Networking and application of the PEX2

OptiX OSN 3500/

7500
NMS

OptiX OSN 3500/ OptiX OSN 3500/

7500 7500
PSN
OptiX OSN 1500 10GE ring
OptiX OSN 1500
PSN
GE ring PSN
GE ring

OptiX OSN
3500/7500
OptiX OSN 1500

OptiX OSN 1500

Traffic direction
FE interface board/FE processing board GE convergence board
GE processing board 10GE processing board
Dual-domain (TDM domain and packet
domain) cross-connect board
PSN: packet switched network

1.1.3 Functions and Features

PEX2 boards process and forward 2x10 Gbit/s Ethernet services and support
QoS functions such as traffic management, congestion control, and queue
scheduling for data packets.
Table 7-28 lists the functions and features supported by PEX2 boards.
Table 1-1 Functions and features supported by PEX2 boards

Funct Description
ion
and
Featu
re

Basic Receives/Transmits and processes 2x10 GE services.

functi
ons
Port  Supports 10GBASE-LR (LAN), 10GBASE-ER (LAN), and 10GBASE-ZR
types (LAN) Ethernet optical ports. The optical ports use LC connectors and support
the transmission distances of 10 km, 40 km, and 80 km.
 Supports CWDM and DWDM colored optical ports. The optical ports use LC
connectors. CWDM optical ports support the transmission distance of 70 km.
DWDM optical ports support the transmission distance of 40/80 km.
Functi A PEX2 board does not support an interface board, and provides two 10GE ports
ons on the front panel.
when
being
used
with
an
interfa
ce
board
Port Pluggab Supports XFP optical modules.
charac le
teristic optical
s module
Single-f Not supported
iber
bidirecti
onal
optical
module
Workin 10GE full-duplex (only in LAN mode)
g modes
Flow Auto-negot Not supported
control iation
at ports mode
Non-auton Supported
egotiation
mode
Query/S Supported
etting of
port
status
Query Supported
of port
Funct Description
ion
and
Featu
re
types
Query/S Supported
etting of
optical
power
threshol
ds
Query/S Supported
etting of
unidirec
tional-m
ode
Servic Processi Processes 20 Gbit/s services in full-duplex mode.
e ng
specifi capabili
cation ty
s
Service MPLS Supported
bearing
modes QinQ Supported
Port Supported
PW Maximum 16K
specific number of
ations PWs
Maximum 8K
number of
MS-PWs
Tunnel Unidirectio Number of unidirectional MPLS tunnels (with tunnels
specific nal shared):
ations  When working with the N4GSCC: 4K
 When working with the N6GSCC: 16K
Bidirection Number of bidirectional MPLS tunnels (with tunnels
al shared):
 When working with the N4GSCC: 2K
 When working with the N6GSCC: 8K
MTU MTU for Supports the setting of the packet length, which ranges
ports from 960 bytes to 9600 bytes. After the setting becomes
valid, the length of the packets that enter or exit the
ports is restricted by the preset MTU.
MTU for For packet services carried by PWs, PEX2 boards
services support the setting of the packet length, which ranges
from 64 bytes to 9600 bytes. For packet services carried
in other modes, PEX2 boards do not support the setting
Funct Description
ion
and
Featu
re
of the packet length.
Ethernet E-Line Number of supported E-Line services:
service service  When working with the N4GSCC: 4K
capabili
 When working with the N6GSCC: 8K
ty
E-LAN Number of supported E-LAN services: 1020
service Number of static MAC addresses in E-LAN services:
2K
E-AGGR Not supported
service
Formats of Supports the encapsulation in IEEE 802.3 format,
Ethernet Ethernet II format, or IEEE 802.1q/p format.
data frames
Maximum 1K
number of
QinQ links
Jumbo Supports a jumbo frame with a maximum length of 9600
frame bytes.
Protec Tunnel Supports the 1+1 (single-ended/dual-ended) and 1:1 (dual-ended)
tion APS tunnel APS in compliance with ITU-T Y.1720 and ITU-T G.8131.
schem Number of supported tunnel APS protection groups: 1K
es
PW Supports the PW FPS (single-ended), 1+1 (single-ended/dual-ended)
APS and 1:1 (dual-ended) PW APS in compliance with ITU-T Y.1720 and
ITU-T G.8131.
Supports a maximum of 1K PW APS protection groups, and a PW
protection group can bind a maximum of 512 members.
NOTE
PW APS and tunnel APS share the protection resources.

LAG  Supports manual link aggregation and static link aggregation.

 Supports the load sharing mode and load non-sharing mode.
 Complies with IEEE 802.3ad and IEEE 802.1AX.
MC-LA Supported, which complies with IEEE 802.3ad and IEEE 802.1AX.
G
MSTP Supported, which complies with IEEE 802.1s.
LPT Point-to-po Supported
int LPT
Point-to-m Supported
ultipoint
LPT
Funct Description
ion
and
Featu
re
Synch Synchro Supports two channels of synchronous Ethernet clock signals.
roniza nous
tion Ethernet
Clock
1588v2 Supports two channels of IEEE 1588v2 time synchronization and
clock synchronization.
Maint ETH Ethernet Supports CC, LB and LT. These functions comply with
enanc OAM service IEEE 802.1ag.
e OAMa Supports LM and 2DM. These functions comply with
featur ITU-T Y.1731.
es
Number of services that support Ethernet OAM (ETH
OAM): 2K
Ethernet Supports OAM auto-discovery, remote loopback, and
port OAMa link performance monitoring. These functions comply
with IEEE 802.3ah.
Number of ports that support ETH OAM: 2K
Distribu MPLS Supports CV, FFD, BDI, FDI, Tunnel ping, and Tunnel
ted tunnel traceroute. These functions comply with ITU-T Y.1711.
MPLS OAMa Number of MPLS tunnels that support OAM: 2K
OAM/C
entraliz MPLS PW Supports CV, FFD, BDI, FDI, PW traceroute, and PW
ed OAMa ping. These functions comply with ITU-T Y.1711.
MPLS Number of MPLS PWs that support OAM: 2K
OAM
MPLS- MPLS-TP Supports CC, RDI, AIS, LB, LT, LM, 1DM, TST, LCK,
TP tunnel and 2DM. These functions comply with ITU-T
OAM OAMa G.8113.1.
Number of tunnels that support MPLS-TP OAM: 2K
MPLS-TP Supports CC, RDI, AIS, LB, LT, LM, 1DM, TST, LCK,
PW OAMa CSF, and 2DM. These functions comply with ITU-T
G.8113.1.
Number of PWs that support MPLS-TP OAM: 2K
Loopba PHY layer Not supported
ck at Ethernet
capabili ports
ty
MAC layer Supports inloops and outloops.
at Ethernet
ports
RMON Supported
Port Supports ingress mirroring.
mirrorin
g
 Funct Description
ion
and
Featu
re
Inban Supported
d
DCN
HQoS Supports service WRED policies, WFQ policies, PW polices, QinQ polices,
V-UNI ingress policies, V-UNI egress policies, port policies, port shaping.
IGMP Protocol Supported
snoopi enablin
ng g
Port Supported
aging
time
Fast Supported
leave
Discardi Supported
ng of
unknow
n
broadca
st
packets
Static Supported
broadca
st entry
Query Supported
of
electro
nic
labels

NOTE
a: MPLS tunnel OAM, MPLS PW OAM, MPLS-TP tunnel OAM, MPLS-TP PW OAM, and ETH OAM
share OAM resources.

1.1.4 Working Principle and Signal Flow

The PEX2 consists of the network processing module, transmission
management module, switching network buffering module, CPU management
module, logic control module, temperature and voltage detecting module,
clock module, and power module.
Figure 7-6 shows the functional block diagram of the PEX2.
 Figure 1-2 Functional block diagram of the PEX2
Backplane
Two system clock signals
Working clock
Modules of the board PSXCSA
IEEE 1588 V2 packet Clock IEEE 1588 V2 packet
module PSXCSA
Synchronous Ethernet clock Synchronous Ethernet clock
PSXCSA
Upstream transmission
Data processing Service module Service Upstream scheduling Service
module module signal
2x10GE signals signal signal
Packet forwarding Downstream Downstream PSXCSA
module transmission module scheduling module
Network processing Transmission Switching network
module management module buffering module
Parallel management bus Parallel management bus Parallel management
bus
CPU Data backup bus
GSCC
management Inter-board communication bus
module GSCC
Parallel management bus

Logic control Temperature and

module voltage detecting
Temperature and
voltage detecting signals
signals
- 48V / - 60V
Modules of the board
Power
module
- 48V / - 60V

Receive Direction
The network processing module receives 2x10GE optical signals, decodes the
signals, and converts the serial signals into parallel signals. Then, the network
processing module performs route searching or address matching for the data
packets, and transmits the corresponding packets to the transmission
management module. The transmission management module buffers and
schedules the packets, slices the packets into cells that the switching network
requires, and sends the cells to the switching network buffering module. The
switching network buffering module buffers the cells and sends the cells to
the cross-connect unit.

Transmit Direction
The switching network buffering module processes the cells sent by the
cross-connect unit and sends the cells to the transmission management module.
The transmission management module rearranges the cells to form packets,
performs buffering and QoS management for the packets, and sends the
packets to the network processing module. The network processing module
converts the parallel signals into serial signals and sends the signals to the
10xGE optical interface.

Network Processing Module

The network processing module performs route searching, address matching,
and other functions for data packets. The network processing module of the
PEX2 can process the 20 Gbit/s data packets in full-duplex mode.

Transmission Management Module

The transmission management module slices packets into cells, and performs
QoS management and large volume buffering for the cells.
  QoS management: The transmission management module provides the
scheduling function at five levels for the flow queue and port queue, and
the bandwidth restricting function, and provides the corresponding
statistics information.
 Large volume buffering: The transmission management module supports
traffic of 20 Gbit/s and can buffer data for 17 ms in both the upstream
direction and downstream direction.

Switching Network Buffering Module

The switching network buffering module performs cell buffering, queue
management, scheduling, and other functions. This module and the
cross-connect unit form a three-level switching network to switch cells.

CPU Management Module

The CPU management module provides the parallel management bus,
Ethernet bus, and other buses to manage the modules of the board. The CPU
management module also monitors alarms and performance events and
reports the alarms and performance events to the SCC unit.

Logic Control Module

The logic control module controls the logic of the PEX2. It performs the
following functions:
 Decodes the address signals of the peripheral modules, allocates the
registers, and controls the logic.
 Reports and controls the board status, for example, the shutdown or
startup of the laser.
 Controls the logic of the CPU module and decodes the address signals of
the CPU module.
 Configures services, queries the performance, and controls alarms.
 Implements some clock functions.

Temperature and Voltage Detecting Module

The temperature and voltage detecting module monitors the temperature and
voltage.

Clock Module
The clock module performs the following functions:
 Provides clock signals for each module of the PEX2.
 Supports the IEEE 1588v2 clock.
 Supports the synchronous Ethernet clock.

Power Module
The power module converts the accessed DC voltage into the DC voltages
that the modules of the PEX2 require.
1.1.5 Front Panel
The front panel of the PEX2 has indicators, interfaces, a bar code, and a laser
safety class label.

Diagram of the Front Panel

Figure 7-7 shows the appearance of the front panel of the PEX2.

Figure 1-3 Front panel of the PEX2

PEX2
STAT
ACT
PROG
SRV
LINK1
ACT1
LINK2
ACT2

CLASS 1
LASER
PRODUCT

OUT1

IN1

OUT2

IN2

PEX2

Indicators
 Board hardware status indicator (STAT) – two colors (red and green)
 Service activation status indicator (ACT) – one color (green)
 Board software status indicator (PROG) – two colors (red and green)
 Service alarm indicator (SRV) – three colors (red, green, and yellow)
 Connection status indicator (LINK) – one color (green)
 Data receiving and transmission indicator (ACT) – one color (orange)
 For the meanings of the status of the indicators, see 23.2 Alarm Indicators on
the Boards.

Interfaces
The front panel of the PEX2 has two optical interfaces. Table 7-29 describes
the type and usage of the optical interfaces of the PEX2.

Table 1-2 Optical interfaces of the PEX2

Interface Type of Interface Usage

IN1-IN2 LC (pluggable) Receives 10GE signals.

OUT1-OU LC (pluggable) Transmits 10GE signals.
T2

1.1.6 Jumpers and DIP Switches

The PEX2 does not have any jumpers or DIP switches that are used for board
settings.

1.1.7 Valid Slots

The PEX2 must be installed in a valid slot in the subrack. Otherwise, the
PEX2 fails to work normally.
The following part lists the valid slots of the PEX2 and the corresponding
bandwidths:
 Slots 1-3, and 16 (2.5 Gbit/s)
 Slots 4-6 and 13-15 (5 Gbit/s)
 Slots 7 and 12 (10 Gbit/s)
 Slots 8 and 11 (20 Gbit/s)

One-slot boards cannot work with cross-connect boards whose logical boards are
N1PSXCS.

1.1.8 Feature Code

The PEX2 does not have the feature code.

1.1.9 Configuring and Commissioning the Board

After you select a correct board, you need to configure and commission the
board. The following tasks need to be performed: checking the hardware of
the board, configuring the board, commissioning the board, and checking the
operation of the board.

Checking the Hardware of the Board

Step 1 Required: Check the hardware of the board.
 The labels on the front panel of the board must be correct and clear.
  All the components on both surfaces of the board must be available and
intact.
Step 2 Required: Check and record the bandwidth and slot information of the board.
Step 3 Required: Check whether the cable matches the board. Ensure that the cable
matches the board.
Step 4 Required: Check whether the board is properly installed. The board must be
pushed to the bottom of the subrack along the guide rails, and the front panel
of the board must be properly locked. For the method for installing a board,
see Replacing Boards Onsite.
Step 5 Required: Check whether the version of the board software matches the
version of the NE software and the version of the software. Ensure that the
version of the board software is correct.
----End

Configuring the Board

Step 1 Required: Add the logical board. For details, see Adding Boards.
Step 2 Optional: Configure the inband DCN. For details, see Configuring the Inband
DCN.
Step 3 Required: Set the Ethernet interface as follows:
 Port enabled/disabled: When you configure services on a port of the
Ethernet board, the port must be set to Enabled.
 Working mode: Generally, the Ethernet interfaces of the interconnected
equipment are required to work in the same fixed working mode. If the
working modes on two sides do not match, packets may be lost or the bit
rate may decrease. In the case of large volume of traffic, services may be
completely interrupted.
For details, see Parameter Description.

For more information about the parameters of the board, see 26.1 Packet Processing
Boards.

Step 4 Required: Configure services. The following Ethernet services can be

configured according to actual requirements:
 Configure the E-line service. For details, see Configuring E-Line
Services.
 Configure the E-LAN service. For details, see Configuring E-LAN
Services.
Step 5 Optional: Configure the OAM:
 Configure the MPLS OAM, For details, see Configuring the MPLS
OAM and Configuring PW OAM.
 Configure the MPLS-TP OAM, For details, see Configuring MPLS-TP
Tunnel OAM and Configuring MPLS-TP PW OAM.
Step 6 Optional: Configure the MPLS tunnel protection group. For details, see
Configuring Tunnel APS on a Per-NE Basis.
 Step 7 Optional: Configure the link aggregation function on the Ethernet port. For
details, see Configuring an Ethernet LAG.
Step 8 Optional: Configure the QoS. For details, see Configuring the HQoS.
Step 9 Optional: Configure the IEEE 1588v2 time and clock. For details, see
Configuring the IEEE 1588v2 Time Synchronization and Clock
Synchronization.
Step 10 Optional: Configure the IGMP Snooping. For details, see Configuring the
IGMP Snooping.
----End

Commissioning the Board

Step 1 Required: Test the Ethernet service channel. For details, see Testing EoS
Services.
----End

Checking the Operation of the Board

Step 1 Required: Check Ethernet services.
 Check the E-line service. For details, see Verifying the Correctness of
E-Line Service Configuration.
 Check the E-LAN service. For details, see Verifying the Correctness of
E-LAN Service Configuration.
Step 2 Required: Check the status of the indicators on the front panel of the board to
ensure that the board starts to work normally. When all the indicators are on
and green, the board operates normally. For the meanings of the status of the
indicators, see 23.2 Alarm Indicators on the Boards.
Step 3 Required: Query the alarms and performance events of the board. Modify the
connections or configurations of the board according to the alarms and
performance events until the alarms are cleared. For the method for querying
the alarms and performance events of a board, see Viewing the Current
Alarms.
----End

1.1.10 Configuring the Board Functions

The PEX2 supports the packet switching function and provides multiple
packet-specific functions and features, such as HQoS, LAG, and ETH OAM.
Configure the functions according to actual requirements.
You can configure the following packet functions for the PEX2 by using the
U2000:
 HQoS
 ETH OAM
 MPLS OAM
 MPLS-TP OAM
 IGMP Snooping
  Inband DCN
 LPT
 Tunnel APS
 PW APS
 LAG
 MC-LAG
 MS-PW
 MSTP

1.1.11 Parameter Settings

You can set the parameters for the PEX2 by using the U2000.
You can set the following parameters for the PEX2 by using the U2000:
 Ethernet interface
For information about more parameters and the description of each parameter,
see 26.1 Packet Processing Boards.

1.1.12 Maintaining the Board

This topic describes the faults that may occur when the board operates. This
topic also provides the methods and precautions to be taken for rectifying the
faults.

Troubleshooting
Table 7-30 lists the faults that occur on the PEX2 frequently and the
troubleshooting methods.

Table 1-3 Methods used to troubleshoot the faults that occur on the PEX2
frequently

Fault Symptom Common Fault Troubleshooting Method

Cause
Service  The service is See Troubleshooting Packet Service
troubleshooting interrupted. Interruptions.
 The service loses
packets or has
errored packets.
Protection switching  The tunnel APS See Failure of Packet Service Protection
fault switching fails. Switching.
 The PW APS
switching fails.
 The MC-LAG
switching fails.
Replacing the Board

See General Precautions to get familiar with the precautions to be taken for replacing
a board before you replace the board.

For information on how to replace the PEX2, see Replacing a Packet

Processing Board.

1.1.13 List of Alarms

This topic lists the alarms that may occur when the board operates. The alarms
are reported according to the logical board on the NMS.

1.1.13.1 Alarms of N1PEX2

TEMP_OVER COMMUN_FAIL TR_LOC
BUS_ERR NO_BD_SOFT TEST_STATUS
HARD_BAD HARD_ERR POWER_ABNORMAL
BD_STATUS PW_NO_TRAFFIC WRG_BD_TYPE
LSR_NO_FITED LASER_MOD_ERR LASER_SHUT
ALM_ALS LSR_WILL_DIE IN_PWR_ABN
OUT_PWR_ABN TEM_HA TEM_LA
LSR_BCM_ALM FLOW_OVER LOOP_ALM
ETH_LOS ETH_LINK_DOWN MPLS_TUNNEL_LOCV
MAC_FCS_EXC FDBSIZEALM_ELAN MPLS_TUNNEL_MISME
RGE
MPLS_TUNNEL_Excess MPLS_TUNNEL_MISMATC MPLS_TUNNEL_FDI
H
MPLS_TUNNEL_UNKN MPLS_TUNNEL_BDI MPLS_TUNNEL_SD
OWN
MPLS_TUNNEL_SF ETH_CFM_UNEXPERI PW_EXC_TRAFFIC
ETH_CFM_MISMERGE ETH_EFM_DF ETH_CFM_LOC
ETH_CFM_RDI ETH_EFM_LOOPBACK ETH_EFM_REMFAULT
ETH_EFM_EVENT ETH_APS_SWITCH_FAIL ETH_APS_TYPE_MISMA
TCH
ETH_APS_PATH_MISM LAG_DOWN ETH_APS_LOST
ATCH
LAG_MEMBER_DOWN MPLS_PW_MISMATCH MPLS_PW_LOCV
MPLS_PW_Excess MPLS_PW_BDI MPLS_PW_MISMERGE
MPLS_PW_UNKNOWN MPLS_PW_SD MCLAG_CFG_MISMAT
CH
MPLS_PW_SF MCSP_PATH_LOCV LPT_CFG_CLOSEPORT
 IN_PWR_HIGH IN_PWR_LOW PWAPS_TYPE_MISMAT
CH
PWAPS_PATH_MISMA PWAPS_SWITCH_FAIL PWAPS_LOST
TCH
ETHOAM_SELF_LOOP TUNNEL_APS_DEGRADED PORT_EXC_TRAFFIC
BWUTILIZATION_OVE SRV_SHUTDOWN_LD MPLS_TUNNEL_OAMF
R AIL
MPLS_PW_OAMFAIL DROPRATIO_OVER PW_DROPPKT_EXC
ETH_NO_FLOW TUNNEL_APS_OUTAGE

1.1.14 List of Performance Events

This topic lists the performance events that may occur when the board
operates. The performance events are reported according to the logical board
on the NMS.

1.1.14.1 Performance Events of N1PEX2

Table 1-4 SDH

CPUUSAGEMAX CPUUSAGEMIN CPUUSAGECUR
MEMUSAGEMAX MEMUSAGEMIN MEMUSAGECUR
BDTEMPMAX BDTEMPMIN BDTEMPCUR
TLBMAX TLBMIN TLBCUR
TPLMAX TPLMIN TPLCUR
RPLMAX RPLMIN RPLCUR
OSPITMPMAX OSPITMPMIN OSPITMPCUR

Table 1-5 ETH OAM 802.1ag

ETH_CFM_LS ETH_CFM_SLS ETH_CFM_CSLS
ETH_CFM_UAS ETH_CFM_FLR ETH_CFM_FL
ETH_CFM_FD ETH_CFM_FDV

Table 1-6 MPLS Tunnel OAM

MPLS_TUNNEL_LS MPLS_TUNNEL_SLS MPLS_TUNNEL_CSLS
MPLS_TUNNEL_UAS MPLS_TUNNEL_FLR MPLS_TUNNEL_FL
MPLS_TUNNEL_FD MPLS_TUNNEL_FDV
Table 1-7 Tunnel
TUNNEL_RCVPKTS TUNNEL_RCVBYTES TUNNEL_SNDPKTS
TUNNEL_SNDBYTES TNL_BW_UTILISATIO TUNNEL_REVERSE_SND
N PKTS
TUNNEL_REVERSE_SNDB TUNNEL_REVERSE_R TUNNEL_REVERSE_RCV
YTES CVPKTS BYTES
TNL_REVERSE_BW_UTILIS TUNNEL_RX_BPS TUNNEL_TX_BPS
ATION
TUNNEL_RX_PPS TUNNEL_TX_PPS TUNNEL_REVERSE_RX_
BPS
TUNNEL_REVERSE_TX_BP TUNNEL_REVERSE_R TUNNEL_REVERSE_TX_
S X_PPS PPS

Table 1-8 MPLS PW OAM

MPLS_PW_LS MPLS_PW_SLS MPLS_PW_CSLS
MPLS_PW_UAS MPLS_PW_FLR MPLS_PW_FL
MPLS_PW_FD MPLS_PW_FDV

Table 1-9 PW
PW_RCVPKTS PW_RCVBYTES PW_SNDPKTS
PW_SNDBYTES PW_BANDWIDTH_UTILIS PW_DROPPKTS
ATION
PW_DROPBYTES PW_RX_BPS PW_TX_BPS
PW_RX_PPS PW_TX_PPS

Table 1-10 L2VPN

VUNI_RCVPKTS VUNI_RCVBYTES VUNI_SNDPKTS
VUNI_SNDBYTES VUNI_TX_UTILIZATION VLAN_RCVPKTS
VLAN_RCVBYTES VLAN_SNDPKTS VLAN_SNDBYTES
VUNI_SND_DROPPKTS VUNI_SND_DROPBYTES VUNI_SND_DROPRATI
O
VLAN_RX_BPS VLAN_TX_BPS VLAN_RX_PPS
VLAN_TX_PPS
Table 1-11 Statistics of RMON basic performance
RXOCTETS RXPKTS RXBRDCAST
RXMULCAST ETHUNDER ETHOVER
ETHFRG RXPKT64 RXPKT65
RXPKT128 RXPKT256 RXPKT512
RXPKT1024

Table 1-12 Statistics of RMON extended performance

RXPKT1519 TXPKT64 TXPKT65
TXPKT128 TXPKT256 TXPKT512
TXPKT1024 TXPKT1519 PKT64
PKT65 PKT128 PKT256
PKT512 PKT1024 PKT1519
RXUNICAST TXUNICAST TXMULCAST
TXBRDCAST RXPAUSE ETHFCS
ETHUTILIZ RXCTLPKTS TXETHOVER
TXPKTS TXOCTETS PORT_RX_BYTES_AVAILABIL
ITY
PORT_RX_BW_UTILIZ PORT_TX_BW_UTILI TX_DROP_RATIO
ATION ZATION
RXBPS TXBPS RXPPS
TXPPS

Table 1-13 QoS

QOS_STRM_MATCHPKT QOS_STRM_MATCHBYT QOS_CARGRNPKTS
S ES
QOS_CARGRNBYTES QOS_CARYLWPKTS QOS_CARYLWBYTES
QOS_CARREDPKTS QOS_CARREDBYTES QOS_CARREDRATIO
FLOW_RX_UTILIZATION QOS_PRI_DROPPKTS QOS_PRI_DROPBYTES
PORT_PRI_SNDPKTS PORT_PRI_SNDBYTES PWQUEUE_SNDDROPPK
TS
PWQUEUE_SNDDROPBY PWQUEUE_SNDDROPRA TNL_SNDDROPPKTS
TES TIO
 TNL_SNDDROPBYTES TNL_SNDDROPRATIO TNL_REVERSE_SNDDRO
PPKTS
TNL_REVERSE_SNDDRO TNL_REVERSE_SNDDRO VUNIQUEUE_SNDDROP
PBYTES PRATIO PKTS
VUNIQUEUE_SNDDROP VUNIQUEUE_SNDDROP VUNIGROUP_SNDDROP
BYTES RATIO PKTS
VUNIGROUP_SNDDROP VUNIGROUP_SNDDROP QOS_PORTQUEUE_DRO
BYTES RATIO PRATIO
VUNIGROUP_SNDPKTS VUNIGROUP_SNDBYTES VGROUP_TX_UTILIZATI
ON
PORT_PRI_TX_BPS PORT_PRI_TX_PPS PWQUEUE_TX_BPS
PWQUEUE_TX_PPS

1.1.15 Technical Specifications of PEX2

The technical specifications of the PEX2 include the parameters specified for
optical interfaces, laser safety class, mechanical specifications, and power
consumption.

Parameters Specified for Optical Interfaces

Table 7-41 lists the parameters specified for the optical interfaces of the
PEX2.

Table 1-14 Parameters specified for the optical interfaces of the PEX2

Parameter Value
Type of interface 10GBASE-LR 10GBASE-ER 10GBASE-ZR
(LAN) (LAN) (LAN)
Transmission 10 40 80
distance (km)
Type of fiber Single-mode LC Single-mode LC Single-mode LC
Launched optical -6 to -1 -1 to 2 0 to 4
power range (dBm)
Operating 1260 to 1330 1530 to 1565 1530 to 1565
wavelength range
(nm)
Minimum overload 0.5 -1 -7
(dBm)
Receiver sensitivity -11 -15 -24
(dBm)
Minimum extinction 6 8.2 9
ratio (dB)
 Parameter Value
Maximum -20 dB 1 1 1
spectral width (nm)
Minimum side mode 30 30 30
suppression ratio
(dB)

Table 7-42 and Table 7-43 lists the parameters specified for the 10GE colored
optical interfaces of the PEX2.

Table 1-15 CWDM parameters specified for the colored optical interfaces of the
PEX2

Parameter Value

CWDM

Nominal bit rate 9953280 kbit/s

Type of fiber Single-mode LC
Transmission distance (km) 70
Launched optical power range 0 to 4
(dBm)
Operating wavelength range 1471 to 1611, in steps of 20
(nm)
Receiver sensitivity (dBm)  1451nm to 1551nm: -23
 1571nm: -22
 1591nm to 1611nm: -21
Minimum overload (dBm) -9
Maximum allowed dispersion 1400
(ps/nm)
Minimum extinction ratio (dB) 8.2
Maximum -20 dB spectral 1
width (nm)
Minimum side mode 30
suppression ratio (dB)

Table 1-16 DWDM parameters specified for the colored optical interfaces of the
PEX2

Parameter Value

DWDM
Nominal bit rate 9953280 kbit/s
 Parameter Value

DWDM
Type of fiber Single-mode LC
Transmission 40 80
distance (km)
Launched optical -1 to 2 -1 to 3
power range
(dBm)
Central frequency 192.10 to 196.00 192.10 to 196.00
(THz)
Central frequency ±10 ±10
deviation (GHz)
Receiver -17 -24
sensitivity (dBm)
Minimum -1 -9
overload (dBm)
Maximum 800 1600
allowed dispersion
(ps/nm)
Minimum 9.5 8.2
extinction ratio
(dB)
Maximum -20 dB 0.3 0.3
spectral width
(nm)
Minimum side 35 30
mode suppression
ratio (dB)

Laser Safety Class

The safety class of the laser on the board is Class 1. The maximum launched
optical power of the optical interfaces is less than 10 dBm (10 mW).

Mechanical Specifications
The mechanical specifications of the PEX2 are as follows:
 Dimensions (mm): 25.4 (W) x 235.2 (D) x 261.4 (H)
 Weight (kg): 1.4

Power Consumption
The maximum power consumption of the PEX2 at room temperature (25°C)
is 49 W.