Sunteți pe pagina 1din 54

1 2 3 4 5 6 7 8

PWA XD617, PWB FF094,


BREWSTER-DISCRETE GFX SCHEM YD536. (256MB)
A
JM6 M/B PCB VER : 2A A

RUN POWER AC/BATT


SYSTEM REGULATOR PG 45 CLOCKS
SW PG 42 DC/DC CONNECTOR
RESET CIRCUIT Yonah PG 46 ICS954305B
PG 49 +3V_SRC PG 51
(478 Micro-FCPGA) +5VSUS
BATT
VGA DC/DC PG 43 CPU VR PG 47
SELECTOR PG 17
PG 48
PG 50
BATT PG 3,4
PG 44
CHARGER nVIDIA Panel Connector PG 22
533/667 MHz FSB
G72M LVDS
PCI
533/667 MHZ DDR II PCIEx16 EXPRESS DVI
B DDR2-SODIMM1 B

PG 15,16 Calistoga GFX


TVOUT
533/667 MHZ DDR II 1466 uFCBGA
DDR2-SODIMM2 VGA CRT CONN.
PG 15,16 PG 18,19,20,21 PG 23
PG 5,6,7,8,9,10
USB2.0 (P3,P4) (EXT SIDE)
POSWER USB & USB
SATA - HDD SATA USB2.0 (P5,P6) (EXT BACK)
PG 31
PG 24 DMI interface USB2.0 (P7)

BroadCom E-Switch RJ45/Magnetics


SMART CARD PCIEx1 PI3L500 DOCKING
OZ77C6L
Lan(5752) PG 39
USB2.0 (P2) ICH7-M PG 38 PG 39
CONNECTOR
PG 26 652 BGA 33MHz PCI Q-SWITCH
C AC97/Azalia PG 41 C
PCIEx3
PG 40
USB2.0 (P0) CARDBUS/1394
AUDIO MDC
OZ711EZ1TN
PG 11,12,13,14 IDE Internal Media Bay
PG 36,37 PG 28 PG 25
CD-ROM PG 24
SPI LPC USB2.0 MINI-CARD x2
USB2.0
ICH (P1) WLAN & WWAN
S/PDIF to Audio RJ11 to Tip (P4)
DOCK Jacks DOCK Ring USB2.0 (P1,P2) EXPRESS-CARD
PG 41 PG 37 PG 41 PG 28 SIO MEC5004 SIO ECE5018 PG 27
128KB Flash Expander Bluetooth
TMKBC BC USB 2.0 Hub(4) USB2.0 (P3)
PG 33
128 Pins VTQFP 128 Pins VTQFP DOCK LPC

D
PG 29 PG 30 D

SPI PS/2 QUANTA


USER Flash Keyboard Touchpad/ Serial Port IrDA FAN & THERMAL
Title
COMPUTER
INTERFACE Stick point EMC4000 Schematic Block Diagram
PG 34 PG 32 PG 29 PG 33 PG 31 PG 33 PG 35 Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 1 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

INDEX
Power & Ground
Pg# Description DNI LIST
Label Pg# Description Control Signal
1 Schematic Block Diagram
DC_IN+ AC ADAPTER (20V)
2 Front Page
PBATT+ MAIN BATTERY + (10~17V)
3-4 Yonah
A A
PWR_SRC MAIN POWER (10~20V)
5-10 Calistoga
RTC_PWR3_3V RTC & PCL POWER (3_3V)
11-14 ICH7
+12V +12V DRUNPWROK
15-16 DDRII SO-DIMM(200P)
VHCORE CPU CORE POWER (1.25/1.15V) RUNPWROK
17 Clock Generator
V1_2RUN AGTL+ POWER (1.2V) RUNPWROK
18-21 VGA
22 LCD Conn. & SSP
+3VRUN SLP_S3# CTRLD POWER RUN_ON
23 CRT Conn
+3VSUS SLP_S5# CTRLD POWER SUS_ON
24 SATA & IDE Conn
+5VALW 8051 POWER (5V)
25 PCCARD/Conn & 1394
+5VRUN SLP_S3# CTRLD POWER RUN_ON
26 Express Card & Smart Card
B B
+5VSUS SLP_S5# CTRLD POWER SUS_ON
27 Mini Card
+5VHDD HDD POWER (5V) HDDC_EN#
28 MDC Conn.
+5VMOD MODULE POWER (5V) MODC_EN#
29 SIO (MEC5004)
STRB#/5V EXTERNAL FDD POWER (5V) FDD/LPT#
30 SIO (MEC5018)
+5VFAN1, +5VFAN2 FAN POWER (5V) FAN_OFF/ON#
31 SERIAL PORT & USB
VDDA AUDIO ANALOG POWER (5V) RUN_ON
32 Flash ROM & RTC Circuit
1_8VSUS RESUME WELL IN ICH
33 TP,BT & FIR
1_8VRUN SLP_S3# CTRLD POWER
34 Switch,Keyboard & LED
+3VALW 8051 POWER (3V)
35 FAN & Thermal
V1_5RUN AGP I/O POWER
C 36-37 Audio CODEC(STAC9200)/Phone Jack C

38-39 LOM (BCM5752)/Switch


GND ALL PAGES DIGITAL GROUND
40-41 Docking Conn/Q-Switch
42 System Reset Circuit
43-44 Battery Selector & Charger GNDP CPU POWER GND
45 DDR2_1.8VSUS, 0.9V
CGNDP CHARGER GND
46 1.5VSUS,1.05V(VTT)
47 CPU Power DGNDP DC/DC POWER GND

48 D/D Power LANGND COMBO CONN GND


49 RUN Power Switch
D 50 VGA DC/DC D

51 DCIN/Batt Conn. QUANTA


52 PAD& SCREW
Title
COMPUTER
53 Index, DNI, Power & Ground
SMBUS BlOCK
Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 2 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

H_A#[3..16] U9A
5 H_A#[3..16]
H_A#3 J4 H1
A[3]# ADS# H_ADS# 5 H_D#[0..63] U9B H_D#[0..63]
H_A#4 L4 E2 +1.05V_VCCP
A[4]# BNR# H_BNR# 5 5 H_D#[0..63] H_D#[0..63] 5
H_A#5 M3 G5 H_D#0 E22 AA23 H_D#32
A[5]# BPRI# H_BPRI# 5 D[0]# D[32]#
H_A#6 K5 H_D#1 F24 AB24 H_D#33
A[6]# D[1]# D[33]#

2
H_A#7 M1 H5 H_D#2 E26 V24 H_D#34
A[7]# DEFER# H_DEFER# 5 D[2]# D[34]#

ADDR GROUP 0
H_A#8 N2 F21 R76 H_D#3 H22 V26 H_D#35
A[8]# DRDY# H_DRDY# 5 D[3]# D[35]#

DATA GRP 0
H_A#9 1K/F H_D#4 H_D#36

DATA GRP 2
J1 A[9]# DBSY# E1 H_DBSY# 5 F23 D[4]# D[36]# W25

CONTROL
H_A#10 N3 H_D#5 G25 U23 H_D#37
H_A#11 A[10]# H_D#6 D[5]# D[37]# H_D#38
P5 F1 H_BR0# 5 E25 U25

1
A
H_A#12 A[11]# BR0# V_CPU_GTLREF H_D#7 D[6]# D[38]# H_D#39 A
P2 A[12]# E23 D[7]# D[39]# U22
H_A#13 L1 D20 H_IERR# H_D#8 K24 AB25 H_D#40
A[13]# IERR# D[8]# D[40]#

2
H_A#14 P4 B3 H_D#9 G24 W22 H_D#41
A[14]# INIT# H_INIT# 11 D[9]# D[41]#
H_A#15 P1 Place voltage H_D#10 J24 Y23 H_D#42
H_A#16 A[15]# R69 H_D#11 D[10 D[42]# H_D#43
R1 A[16]# LOCK# H4 H_LOCK# 5 divider within J23 D[11]# D[43]# AA26
L2 2K/F H_D#12 H26 Y26 H_D#44
5 H_ADSTB#0 H_REQ#[0..4] ADSTB[0]# 0.5" of GTLREF D[12]# D[44]#
B1 H_RESET# H_D#13 F26 Y22 H_D#45
5 H_REQ#[0..4] H_RESET# 5

1
H_REQ#0 K3 RESET# pin H_D#14 D[13]# D[45]# H_D#46
REQ[0]# RS[0]# F3 H_RS#0 5 K22 D[14]# D[46]# AC26
H_REQ#1 H2 F4 H_D#15 H25 AA24 H_D#47
REQ[1]# RS[1]# H_RS#1 5 D[15]# D[47]#
H_REQ#2 K2 G3 H23 W24
REQ[2]# RS[2]# H_RS#2 5 5 H_DSTBN#0 DSTBN[0]# DSTBN[2]# H_DSTBN#2 5
H_REQ#3 J3 G2 G22 Y25
REQ[3]# TRDY# H_TRDY# 5 5 H_DSTBP#0 DSTBP[0]# DSTBP[2]# H_DSTBP#2 5
H_REQ#4 L5 J26 V23
H_A#[17..31] REQ[4]# 5 H_DINV#0 DINV[0]# DINV[2]# H_DINV#2 5
5 H_A#[17..31] HIT# G6 H_HIT# 5
H_A#17 Y2 E4 H_D#[0..63] H_D#[0..63]
A[17]# HITM# H_HITM# 5 5 H_D#[0..63] H_D#[0..63] 5
H_A#18 U5 H_D#16 N22 AC22 H_D#48
H_A#19 A[18]# ITP_BPM#0 H_D#17 D[16]# D[48]# H_D#49
R3 A[19]# BPM[0]# AD4 K25 D[17]# D[49]# AC23
H_A#20 W6 AD3 ITP_BPM#1 H_D#18 P26 AB22 H_D#50
A[20]# BPM[1]# D[18]# D[50]#

XDP/ITP SIGNALS
H_A#21 U4 AD1 ITP_BPM#2 H_D#19 R23 AA21 H_D#51
A[21]# BPM[2]# D[19]# D[51]#

DATA GRP 1
H_A#22 ITP_BPM#3 H_D#20 H_D#52

DATA GRP 3
Y5 A[22]# BPM[3]# AC4 L25 D[20]# D[52]# AB21
H_A#23 U2 AC2 ITP_BPM#4 H_D#21 L22 AC25 H_D#53
H_A#24 A[23]# PRDY# ITP_BPM#5 C130 H_D#22 D[21]# D[53]# H_D#54
R4 A[24]# PREQ# AC1 L23 D[22]# D[54]# AD20
H_A#25 T5 AC5 ITP_TCK H_THERMDA 1 2 H_THERMDC H_D#23 M23 AE22 H_D#55
H_A#26 A[25]# TCK ITP_TDI H_D#24 D[23]# D[55]# H_D#56
T3 A[26]# TDI AA6 P25 D[24]# D[56]# AF23
H_A#27 W3 AB3 ITP_TDO 2200P_50V_NC H_D#25 P22 AD24 H_D#57
H_A#28 A[27]# TDO ITP_TMS H_D#26 D[25]# D[57]# H_D#58
W5 A[28]# TMS AB5 P23 D[26]# D[58]# AE21
H_A#29 Y4 AB6 ITP_TRST# H_D#27 T24 AD21 H_D#59
H_A#30 A[29]# TRST# ITP_DBRESET# H_D#28 D[27]# D[59]# H_D#60
W2 A[30]# DBR# C20 ITP_DBRESET# 13,29 R24 D[28]# D[60]# AE25
H_A#31 Y1 H_D#29 L26 AF25 H_D#61
A[31]# CPU_PROCHOT# H_D#30 D[29]# D[61]# H_D#62
5 H_ADSTB#1 V4 ADSTB[1]# PROCHOT D21 CPU_PROCHOT# 30 H_THERMDA,H_THERMDC T25 D[30]# D[62]# AF22
B A24 H_THERMDA routing together. H_D#31 N24 AF26 H_D#63 B
THERMDA H_THERMDA 35 D[31]# D[63]#
THERM

A6 A25 H_THERMDC M24 AD23


11 H_A20M# A20M# THERMDC H_THERMDC 35 Trace width/Spacing 5 H_DSTBN#1 DSTBN[1]# DSTBN[3]# H_DSTBN#3 5
11 H_FERR# A5 FERR# 5 H_DSTBP#1 N25 DSTBP[1]# DSTBP[3]# AE24 H_DSTBP#3 5
11 H_IGNNE# C4 IGNNE# THERMTRIP# C7 =10/10 mil 5 H_DINV#1 M26 DINV[1]# DINV[3]# AC20 H_DINV#3 5
D5 H_THERMTRIP# V_CPU_GTLREF AD26 R26 COMP0
11 H_STPCLK# STPCLK# H_THERMTRIP# 35 GTLREF COMP[0]
C6 MISC U26 COMP1
H CLK

11 H_INTR LINT0 COMP[1]


B4 A22 U1 COMP2
11 H_NMI LINT1 BCLK[0] CLK_CPU_BCLK 17 COMP[2]
A3 A21 Populate R379 for R105 1 2 1K/F_NC C26 V1 COMP3
11 H_SMI# SMI# BCLK[1] CLK_CPU_BCLK# 17 TEST1 COMP[3]
Yonah B0 and R379 1
AA1 RSVD[01]# 2 1K/F D25 TEST2 DPRSTP# E5 H_DPRSTP#
H_DPRSTP# 11,47
AA4 T22
forward. B5 H_DPSLP#
RSVD[02]# RSVD[12]# DPSLP# H_DPSLP# 11
AB2 RSVD[03]# DPWR# D24 H_DPWR# 5
RESERVED

AA3 RSVD[04]# 6,17 CPU_MCH_BSEL0 B22 BSEL[0] PWRGOOD D6 H_PWRGOOD 11


M4 RSVD[05]# RSVD[13]# D2 6,17 CPU_MCH_BSEL1 B23 BSEL[1] SLP# D7 H_CPUSLP# 5,11
N5 RSVD[06]# RSVD[14]# F6 6,17 CPU_MCH_BSEL2 C21 BSEL[2] PSI# AE6 H_PSI# 47
T2 D3 +1.05V_VCCP +1.05V_VCCP
RSVD[07]# RSVD[15]# Yonah
V3 RSVD[08]# RSVD[16]# C1
B2 AF1 R377 56
RSVD[09]# RSVD[17]# H_IERR#
C3 RSVD[10]# RSVD[18]# D22 1 2

1
C23 R382 56
RSVD[19]# H_THERMTRIP# 1
B25 RSVD[11]# RSVD[20]# C24 2
R375 CPU_BSEL BSEL2 BSEL1 BSEL0
Yonah 75 R384 56_NC
133 0 0 1 H_DPRSTP# 1 2

2
166 0 1 1 R383 56_NC
H_DPSLP# 1 2
CPU_PROCHOT#
C C

Populate R384,R383 for Yonah A0,


de-pop R384,R383 for Yonah A1

+1.05V_VCCP Place R4,R361 & R7 close to CPU.


COMP0
Place couple 0.1uF Decoupling COMP1
caps with in 0.1" ITP connector. COMP2
1

COMP3
R2 R1 R4 R361
51/F 51 39.2/F 150 +1.05V_VCCP +3.3V_SUS

2
JITP1 C372 0.1U_10V R357 R360 R87 R90
2

2 1 54.9/F 27.4/F 54.9/F 27.4/F


ITP_TDI 1 27
ITP_TMS TDI VTT0 C861 0.1U_10V
2 28

1
ITP_TCK TMS VTT1
5 TCK VTAP 26 2 1
ITP_TDO R5 1 2 7
ITP_TRST# 22.6/F TDO
3 TRST#
Comp0,2 connect with Zo=27.4ohm,Comp1,3
R9 150
connect with Zo=55ohm, make those traces
H_RESET# R8 1 2 12 25 ITP_DBRESET# 2 1
length shorter than 0.5".Trace should be
22.6/F RESET# DBR# at least 25 mils away from any other
DBA# 24 ITP disable guidelines
toggling signal.
ITP_TCK 11 +1.05V_VCCP Signal Resistor Value Connect To Resistor Placement
FBO

17 CLK_CPU_ITP# 8 BCLKN
TDI 150 ohm +/- 5% VTT Within 2.0" of the ITP
1

D 9 23 ITP_BPM#0 D
17 CLK_CPU_ITP BCLKP BPM0#
21 ITP_BPM#1 R7 TMS 39 ohm +/- 5% VTT Within 2.0" of the ITP
BPM1# ITP_BPM#2 54.9/F_NC
BPM2# 19
10 17 ITP_BPM#3 TRST# 680 ohm +/- 5% GND Within 2.0" of the ITP
14
GND0 BPM3#
15 ITP_BPM#4 QUANTA
2

R6 27.4/F GND1 BPM4# ITP_BPM#5


16 GND2 BPM5# 13 TCK 27 ohm +/- 5% GND Within 2.0" of the ITP
ITP_TCK
2

R346 680
1 18
20
22
GND3
GND4
NC0
NC1
4
6
29
TDO Open VTT Within 2.0" of the ITP
Title
COMPUTER
ITP_TRST# GND5 GND_0 Yonah Processor (HOST BUS)
2 1 GND_1 30 ITP_EN R268 Depop +3VRUN Close to CK410M Pin8
ITP700_NC Note: Populate R5, R8, C372 & R430 when ITP connector is populated. Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 3 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

U9D
A4 VSS[001] VSS[082] P6
All use 22U 4V(+-20%,X6S,0805)Pb-Free. +VCC_CORE +VCC_CORE +PWR_SRC A8 P21
+VCC_CORE U9C VSS[002] VSS[083]
A11 VSS[003] VSS[084] P24
A7 VCC[001] VCC[68] AB20 A14 VSS[004] VSS[085] R2

1
A9 VCC[002] VCC[69] AB7 A16 VSS[005] VSS[086] R5
A10 AC7 + C856 + C871 A19 R22
VCC[003] VCC[70] VSS[006] VSS[087]
1

1
A12 AC9 100U_25V_NC 100U_25V_NC A23 R25
C423 C84 C83 C82 C81 VCC[004] VCC[71] VSS[007] VSS[088]
A13 AC12 A26 T1

2
22U_4V 22U_4V 22U_4V 22U_4V 22U_4V VCC[005] VCC[72] VSS[008] VSS[089]
A15 AC13 B6 T4
2

2
VCC[006] VCC[73] VSS[009] VSS[090]
A17 VCC[007] VCC[74] AC15 B8 VSS[010] VSS[091] T23
A
A18 VCC[008] VCC[75] AC17 B11 VSS[011] VSS[092] T26 A
A20 VCC[009] VCC[76] AC18 B13 VSS[012] VSS[093] U3
B7 VCC[010] VCC[77] AD7 Layout Note: B16 VSS[013] VSS[094] U6
+VCC_CORE B9 AD9 Need to add 220uF cap on B19 U21
VCC[011] VCC[78] VSS[014] VSS[095]
B10 VCC[012] VCC[79] AD10 B21 VSS[015] VSS[096] U24
B12 AD12
PWR_SRC for cap singing. B24 V2
VCC[013] VCC[80] Place on PWR_SRC near VSS[016] VSS[097]
B14 VCC[014] VCC[81] AD14 C5 VSS[017] VSS[098] V5
1

1
B15 VCC[015] VCC[82] AD15 +VCC_CORE. C8 VSS[018] VSS[099] V22
C459 C460 C80 C79 C424 B17 AD17 C11 V25
22U_4V 22U_4V 22U_4V 22U_4V 22U_4V VCC[016] VCC[83] VSS[019] VSS[100]
B18 AD18 C14 W1
2

2
VCC[017] VCC[84] VSS[020] VSS[101]
B20 VCC[018] VCC[85] AE9 C16 VSS[021] VSS[102] W4
C9 VCC[019] VCC[86] AE10 C19 VSS[022] VSS[103] W23
C10 VCC[020] VCC[87] AE12 C2 VSS[023] VSS[104] W26
+VCC_CORE C12 AE13 C22 Y3
VCC[021] VCC[88] VSS[024] VSS[105]
C13 VCC[022] VCC[89] AE15 C25 VSS[025] VSS[106] Y6
C15 VCC[023] VCC[90] AE17 D1 VSS[026] VSS[107] Y21
C17 VCC[024] VCC[91] AE18 D4 VSS[027] VSS[108] Y24
1

1
C18 VCC[025] VCC[92] AE20 D8 VSS[028] VSS[109] AA2
C464 C465 C461 C462 C463 D9 AF9 D11 AA5
22U_4V 22U_4V 22U_4V 22U_4V 22U_4V VCC[026] VCC[93] VSS[029] VSS[110]
D10 AF10 D13 AA8
2

2
VCC[027] VCC[94] VSS[030] VSS[111]
D12 VCC[028] VCC[95] AF12 D16 VSS[031] VSS[112] AA11
D14 VCC[029] VCC[96] AF14 D19 VSS[032] VSS[113] AA14
D15 VCC[030] VCC[97] AF15 D23 VSS[033] VSS[114] AA16
D17 VCC[031] VCC[98] AF17 D26 VSS[034] VSS[115] AA19
+VCC_CORE D18 AF18 E3 AA22
VCC[032] VCC[99] +1.05V_VCCP VSS[035] VSS[116]
E7 VCC[033] VCC[100] AF20 E6 VSS[036] VSS[117] AA25
E9 VCC[034] E8 VSS[037] VSS[118] AB1
E10 VCC[035] VCCP[01] V6 E11 VSS[038] VSS[119] AB4
1

E12 VCC[036] VCCP[02] G21 E14 VSS[039] VSS[120] AB8

1
C554 C555 C466 C552 C553 E13 J6 E16 AB11
22U_4V 22U_4V 22U_4V 22U_4V 22U_4V VCC[037] VCCP[03] + C858 VSS[040] VSS[121]
B E15 K6 E19 AB13 B
2

VCC[038] VCCP[04] 330U_2.5V VSS[041] VSS[122]


E17 VCC[039] VCCP[05] M6 E21 VSS[042] VSS[123] AB16
E18 J21 E24 AB19

2
VCC[040] VCCP[06] VSS[043] VSS[124]
E20 VCC[041] VCCP[07] K21 F5 VSS[044] VSS[125] AB23
F7 VCC[042] VCCP[08] M21 F8 VSS[045] VSS[126] AB26
+VCC_CORE F9 N21 F11 AC3
VCC[043] VCCP[09] VSS[046] VSS[127]
F10 VCC[044] VCCP[10] N6 F13 VSS[047] VSS[128] AC6
F12 VCC[045] VCCP[11] R21 F16 VSS[048] VSS[129] AC8
F14 VCC[046] VCCP[12] R6 F19 VSS[049] VSS[130] AC11
1

F15 VCC[047] VCCP[13] T21 F2 VSS[050] VSS[131] AC14


C559 C598 C556 C557 C558 F17 T6 F22 AC16
22U_4V 22U_4V 22U_4V 22U_4V 22U_4V VCC[048] VCCP[14] VSS[051] VSS[132]
F18 V21 F25 AC19
2

VCC[049] VCCP[15] +1.5V_RUN VSS[052] VSS[133]


F20 VCC[050] VCCP[16] W21 G4 VSS[053] VSS[134] AC21
AA7 VCC[051] G1 VSS[054] VSS[135] AC24
AA9 VCC[052] VCCA B26 G23 VSS[055] VSS[136] AD2
AA10 VCC[053] G26 VSS[056] VSS[137] AD5
+VCC_CORE AA12 H3 AD8
VCC[054] VSS[057] VSS[138]

1
AA13 AD6 C105 C115 H6 AD11
VCC[055] VID[0] VID0 47 VSS[058] VSS[139]
AA15 AF5 0.01U_25V 10U_6.3V H21 AD13
VCC[056] VID[1] VID1 47 VSS[059] VSS[140]
AA17 AE5 VID2 47 H24 AD16

2
VCC[057] VID[2] VSS[060] VSS[141]
1

AA18 VCC[058] VID[3] AF4 VID3 47 J2 VSS[061] VSS[142] AD19


C97 C96 C599 C99 C98 AA20 AE3 Place C105 J5 AD22
VCC[059] VID[4] VID4 47 VSS[062] VSS[143]
22U_4V 22U_4V 22U_4V 22U_4V 22U_4V AB9 AF2 near PIN B26 J22 AD25
VID5 47
2

VCC[060] VID[5] VSS[063] VSS[144]


AC10 VCC[061] VID[6] AE2 VID6 47 J25 VSS[064] VSS[145] AE1
AB10 VCC[062] K1 VSS[065] VSS[146] AE4
AB12 VCC[063] K4 VSS[066] VSS[147] AE8
AB14 VCC[064] K23 VSS[067] VSS[148] AE11
AB15 AF7 VCCSENSE K26 AE14
VCC[065]VCCSENSE VCCSENSE 47 VSS[068] VSS[149]
+VCC_CORE AB17 L3 AE16
VCC[066] VSSSENSE VSS[069] VSS[150]
C
AB18 VCC[067] VSSSENSE AE7 VSSSENSE 47 L6 VSS[070] VSS[151] AE19 C
L21 VSS[071] VSS[152] AE23
Yonah L24 AE26
VSS[072] VSS[153]
1

M2 VSS[073] VSS[154] AF3


C95 C94 M5 AF6
22U_4V 22U_4V VSS[074] VSS[155]
M22 AF8
2

VSS[075] VSS[156]
M25 VSS[076] VSS[157] AF11
+VCC_CORE N1 AF13
VSS[077] VSS[158]
N4 VSS[078] VSS[159] AF16
8 inside cavity, north side, secondary layer. N23 VSS[079] VSS[160] AF19

1
8 inside cavity, south side, secondary layer. N26 VSS[080] VSS[161] AF21
P3 VSS[081] VSS[162] AF24
6 inside cavity, north side, primary layer. R345
6 inside cavity, south side, primary layer. 100/F Yonah

2
VCCSENSE

VSSSENSE

1
Route VCCSENSE and VSSSENSE
+1.05V_VCCP traces at 27.4ohms with 10mil R344
spacing and 25mil away from 100/F
any other signals. Place PU

2
1

and PD within 2 inch of CPU.


C480 C533 C481 C534 C482 C535
0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V
2

D Total caps = 2633 uF. D


ESR = 15m ohm/5 // 5m ohm/25 // 5m ohm/15.
Place these inside socket cavity on North side secondary.
QUANTA
Title
COMPUTER
Yonah Processor (POWER)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 4 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

H_D#[0..63] U14A H_A#[3..31]


3 H_D#[0..63] H_A#[3..31] 3
H_D#0 F1 H9 H_A#3
H_D#1 H_D#_0 H_A#_3 H_A#4
J1 H_D#_1 H_A#_4 C9
H_D#2 H1 E11 H_A#5
A
H_D#3 H_D#_2 H_A#_5 H_A#6 A
J6 H_D#_3 H_A#_6 G11
H_D#4 H3 F11 H_A#7
H_D#5 H_D#_4 H_A#_7 H_A#8
K2 H_D#_5 H_A#_8 G12
H_D#6 G1 F9 H_A#9
H_D#7 H_D#_6 H_A#_9 H_A#10
G2 H_D#_7 H_A#_10 H11
H_D#8 K9 J12 H_A#11
H_D#9 H_D#_8 H_A#_11 H_A#12
K1 H_D#_9 H_A#_12 G14
H_D#10 K7 D9 H_A#13
H_D#11 H_D#_10 H_A#_13 H_A#14
J8 H_D#_11 H_A#_14 J14
H_D#12 H4 H13 H_A#15
H_D#13 H_D#_12 H_A#_15 H_A#16
J3 H_D#_13 H_A#_16 J15
H_D#14 K11 F14 H_A#17
H_D#15 H_D#_14 H_A#_17 H_A#18
G4 H_D#_15 H_A#_18 D12
H_D#16 T10 A11 H_A#19
H_D#17 H_D#_16 H_A#_19 H_A#20
W11 H_D#_17 H_A#_20 C11
H_D#18 T3 A12 H_A#21
H_D#19 H_D#_18 H_A#_21 H_A#22
U7 H_D#_19 H_A#_22 A13
H_D#20 U9 E13 H_A#23
H_D#21 H_D#_20 H_A#_23 H_A#24
U11 H_D#_21 H_A#_24 G13
H_D#22 T11 F12 H_A#25
H_D#23 H_D#_22 H_A#_25 H_A#26 +1.05V_VCCP
W9 H_D#_23 H_A#_26 B12
H_D#24 T1 B14 H_A#27
H_D#25 H_D#_24 H_A#_27 H_A#28
T8 H_D#_25 H_A#_28 C12

2
H_D#26 T4 A14 H_A#29
H_D#27 H_D#_26 H_A#_29 H_A#30 R414
W7 H_D#_27 H_A#_30 C14
H_D#28 U5 D14 H_A#31 100/F
H_D#29 H_D#_28 H_A#_31
T9 H_D#_29
+1.05V_VCCP H_D#30 W6 E8 H_ADS# 3

1
H_D#31 H_D#_30 H_ADS#
T5 H_D#_31 H_ADSTB#_0 B9 H_ADSTB#0 3
B H_D#32 AB7 C13 B
H_D#_32 H_ADSTB#_1 H_ADSTB#1 3
H_D#33 AA9 J13 H_VREF
H_D#34 H_D#_33 H_VREF_0
W4 H_D#_34 H_BNR# C6 H_BNR# 3
1

H_D#35 W3 F6

HOST
H_D#_35 H_BPRI# H_BPRI# 3

1
R144 R401 H_D#36 Y3 C7
H_D#_36 H_BREQ#0 H_BR0# 3

1
54.9/F 54.9/F H_D#37 Y7 B7 C627 R415
H_D#_37 H_CPURST# H_RESET# 3
H_D#38 W5 A7 0.1U_10V 200/F
H_D#_38 H_DBSY# H_DBSY# 3
H_D#39 Y10 C3 H_DEFER# 3
2

2
H_XSCOMP H_D#40 H_D#_39 H_DEFER#
AB8 J9 H_DPWR# 3

2
H_YSCOMP H_D#41 H_D#_40 H_DPWR#
W2 H_D#_41 H_DRDY# H8 H_DRDY# 3
H_D#42 AA4 K13
H_XRCOMP H_D#43 H_D#_42 H_VREF_1
AA7 H_D#_43
H_YRCOMP H_D#44 AA2 J7
H_D#_44 H_DINV#_0 H_DINV#0 3
H_D#45 AA6 W8
H_D#_45 H_DINV#_1 H_DINV#1 3
H_D#46 AA10 U3
H_D#_46 H_DINV#_2 H_DINV#2 3
1

H_D#47 Y8 AB10 H_VREF Decoupling


H_D#_47 H_DINV#_3 H_DINV#3 3
R123 R151 H_D#48 AA1 capacitor should be
24.9/F 24.9/F H_D#49 H_D#_48
AB4 H_D#_49 H_DSTBN#_0 K4 H_DSTBN#0 3
H_D#50 AC9 T7
placed with in 100 mil
H_D#_50 H_DSTBN#_1 H_DSTBN#1 3
H_D#51 AB11 Y5 H_DSTBN#2 3
of U3.
2

H_D#52 H_D#_51 H_DSTBN#_2


AC11 H_D#_52 H_DSTBN#_3 AC4 H_DSTBN#3 3
H_D#53 AB3
H_D#54 H_D#_53
AC2 H_D#_54 H_DSTBP#_0 K3 H_DSTBP#0 3
H_D#55 AD1 T6
H_D#_55 H_DSTBP#_1 H_DSTBP#1 3
Place H_YSCOMP,H_XSCOMP resistors with in H_D#56 AD9 AA5
H_D#_56 H_DSTBP#_2 H_DSTBP#2 3
0.5" of U3. H_XRCOMP,H_YRCOMP trace width H_D#57 AC1 AC5
H_D#_57 H_DSTBP#_3 H_DSTBP#3 3
H_D#58 AD7
and spacing is 10/10. H_D#59 H_D#_58
AC6 H_D#_59
H_D#60 AB5 D3
H_D#_60 H_HIT# H_HIT# 3
H_D#61 AD10 D4
C H_D#_61 H_HITM# H_HITM# 3 C
H_D#62 AD4 B3
H_D#_62 H_LOCK# H_LOCK# 3
H_D#63 AC8 H_D#_63
H_XRCOMP E1
H_XSCOMP H_XRCOMP
E2 H_XSCOMP H_REQ#_0 D8 H_REQ#0 3
+1.05V_VCCP +1.05V_VCCP H_SWNG0 E4 G8
H_XSWING H_REQ#_1 H_REQ#1 3
H_REQ#_2 B8 H_REQ#2 3
H_YRCOMP Y1 F8
H_YRCOMP H_REQ#_3 H_REQ#3 3
H_YSCOMP U1 A8
H_YSCOMP H_REQ#_4 H_REQ#4 3
1

H_SWNG1 W1
R143 R393 H_YSWING
H_RS#_0 B4 H_RS#0 3
221/F 221/F 17 CLK_MCH_BCLK AG2 H_CLKIN H_RS#_1 E6 H_RS#1 3
17 CLK_MCH_BCLK# AG1 H_CLKIN# H_RS#_2 D6 H_RS#2 3
2

H_SWNG1 H_SWNG0 E3
H_SLPCPU# H_CPUSLP# 3,11
H_TRDY# E7 H_TRDY# 3
1

1
2

R148 R395 Calistoga


100/F C178 100/F C604
0.1U_10V 0.1U_10V
1

1
2

D D

QUANTA
Title
COMPUTER
Calistoga (HOST)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 5 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

VCC3G_PCIE
U14B
+3.3V_RUN +1.8V_SUS U14C R400 24.9/F
T32 AY35 D32 D40 VCC3G_PCIE_R 1 2
RSVD_1 SM_CK_0 M_CLK_DDR0 15 L_BKLTCTL EXP_A_COMPI
R402 1 2 10K PM_EXTTS#0 R32 AR1 J30 D38
RSVD_2 SM_CK_1 M_CLK_DDR1 15 L_BKLTEN EXP_A_COMPO

1
R399 1 2 10K PM_EXTTS#1 F3 AW7 H30
RSVD_3 SM_CK_2 M_CLK_DDR2 15 L_CLKCTLA PCIE_MRX_GTX_N[0..15] 18
F7 AW40 R437 H29 F34 PCIE_MRX_GTX_N0
RSVD_4 SM_CK_3 M_CLK_DDR3 15 L_CLKCTLB EXP_A_RXN_0

RSVD
AG11 80.6/F G26 G38 PCIE_MRX_GTX_N1
RSVD_5 L_DDC_CLK EXP_A_RXN_1 PCIE_MRX_GTX_N2
AF11 RSVD_6 SM_CK#_0 AW35 M_CLK_DDR#0 15 G25 L_DDC_DATA EXP_A_RXN_2 H34
+1.05V_VCCP H7 AT1 B38 J38 PCIE_MRX_GTX_N3
M_CLK_DDR#1 15

2
R411 75 RSVD_7 SM_CK#_1 SMRCOMPN L_IBG EXP_A_RXN_3 PCIE_MRX_GTX_N4
J19 RSVD_8 SM_CK#_2 AY7 M_CLK_DDR#2 15 C35 L_VBG EXP_A_RXN_4 L34
1 2 THERMTRIP_MCH# A41 AY40 SMRCOMPP F32 M38 PCIE_MRX_GTX_N5
RSVD_9 SM_CK#_3 M_CLK_DDR#3 15 L_VDDEN EXP_A_RXN_5
A35 C33 N34 PCIE_MRX_GTX_N6
RSVD_10 L_VREFH EXP_A_RXN_6

1
A34 AU20 C32 P38 PCIE_MRX_GTX_N7
A RSVD_11 SM_CKE_0 DDR_CKE0_DIMMA 15,16 L_VREFL EXP_A_RXN_7 A
D28 AT20 R434 R34 PCIE_MRX_GTX_N8
RSVD_12 SM_CKE_1 DDR_CKE1_DIMMA 15,16 EXP_A_RXN_8
D27 BA29 80.6/F A33 T38 PCIE_MRX_GTX_N9
RSVD_13 SM_CKE_2 DDR_CKE2_DIMMB 15,16 LA_CLK# EXP_A_RXN_9
AY29 A32 V34 PCIE_MRX_GTX_N10
SM_CKE_3 DDR_CKE3_DIMMB 15,16 LA_CLK EXP_A_RXN_10
E27 W38 PCIE_MRX_GTX_N11

2
LB_CLK# EXP_A_RXN_11 PCIE_MRX_GTX_N12
SM_CS#_0 AW13 DDR_CS0_DIMMA# 15,16 E26 LB_CLK EXP_A_RXN_12 Y34
AW12 AA38 PCIE_MRX_GTX_N13
SM_CS#_1 DDR_CS1_DIMMA# 15,16 EXP_A_RXN_13

LVDS
K16 AY21 C37 AB34 PCIE_MRX_GTX_N14
3,17 CPU_MCH_BSEL0 DDR_CS2_DIMMB# 15,16

MUXING
CFG_0 SM_CS#_2 LA_DATA#_0 EXP_A_RXN_14 PCIE_MRX_GTX_N15
3,17 CPU_MCH_BSEL1 K18 CFG_1 SM_CS#_3 AW21 DDR_CS3_DIMMB# 15,16 B35 LA_DATA#_1 EXP_A_RXN_15 AC38
3,17 CPU_MCH_BSEL2 J18 CFG_2 A37 LA_DATA#_2 PCIE_MRX_GTX_P[0..15] 18
PAD T53 CFG3 F18 AL20 M_OCDOCMP0 R435 1 2 40.2/F_NC Stuff R435 & R421 D34 PCIE_MRX_GTX_P0
CFG4 CFG_3 SM_OCDCOMP_0 M_OCDOCMP1 R421 1 EXP_A_RXP_0
PAD T7 E15 CFG_4 SM_OCDCOMP_1 AF10 2 40.2/F_NC for A1 Calistoga EXP_A_RXP_1 F38 PCIE_MRX_GTX_P1
CFG5 F15 G34 PCIE_MRX_GTX_P2

GRAPHICS
CFG6 CFG_5 EXP_A_RXP_2 PCIE_MRX_GTX_P3
E18 CFG_6 SM_ODT_0 BA13 M_ODT0 15,16 B37 LA_DATA_0 EXP_A_RXP_3 H38
CFG7 D19 BA12 B34 J34 PCIE_MRX_GTX_P4
CFG_7 SM_ODT_1 M_ODT1 15,16 LA_DATA_1 EXP_A_RXP_4
PAD T54 CFG8 D16 AY20 A36 L38 PCIE_MRX_GTX_P5
CFG_8 SM_ODT_2 M_ODT2 15,16 V_DDR_MCH_REF LA_DATA_2 EXP_A_RXP_5

CFG
CFG9 G16 AU21 M34 PCIE_MRX_GTX_P6
CFG_9 SM_ODT_3 M_ODT3 15,16 EXP_A_RXP_6
CFG10 E16 N38 PCIE_MRX_GTX_P7
CFG_10 EXP_A_RXP_7

DDR
CFG11 D15 AV9 SMRCOMPN G30 P34 PCIE_MRX_GTX_P8
CFG12 CFG_11 SM_RCOMP# SMRCOMPP LB_DATA#_0 EXP_A_RXP_8 PCIE_MRX_GTX_P9
G15 CFG_12 SM_RCOMP AT9 D30 LB_DATA#_1 EXP_A_RXP_9 R38

1
CFG13 K15 C204 C862 F29 T34 PCIE_MRX_GTX_P10
CFG14 CFG_13 0.1U_10V 0.1U_10V LB_DATA#_2 EXP_A_RXP_10 PCIE_MRX_GTX_P11
PAD T6 C15 CFG_14 SM_VREF_0 AK1 V_DDR_MCH_REF EXP_A_RXP_11 V38
PAD T56 CFG15 H16 AK41 W34 PCIE_MRX_GTX_P12

2
CFG16 CFG_15 SM_VREF_1 EXP_A_RXP_12 PCIE_MRX_GTX_P13
G18 CFG_16 EXP_A_RXP_13 Y38
PAD T57 CFG17 H15 F30 AA34 PCIE_MRX_GTX_P14
CFG18 CFG_17 LB_DATA_0 EXP_A_RXP_14 PCIE_MRX_GTX_P15
J25 CFG_18 G_CLKIN# AF33 CLK_MCH_3GPLL# 17 D29 LB_DATA_1 EXP_A_RXP_15 AB38
CFG19 K27 AG33 F28

PCI-EXPRESS
CFG_19 G_CLKIN CLK_MCH_3GPLL 17 LB_DATA_2
CFG20 J26 A27 F36 PCIE_MTX_GRX_C_N0
R398 1 CFG_20 D_REFCLKIN# EXP_A_TXN_0 PCIE_MTX_GRX_C_N1
Need to place

CLK
13,47 DPRSLPVR 2 D_REFCLKIN A26 +1.5V_RUN EXP_A_TXN_1 G40
0 G28 C40 +1.5V_RUN H36 PCIE_MTX_GRX_C_N2
13 PM_BMBUSY#
PM_EXTTS#0 PM_BMBUSY# D_REFSSCLKIN# these caps EXP_A_TXN_2 PCIE_MTX_GRX_C_N3
B
15 PM_EXTTS#0 F25 PM_EXTTS#_0 D_REFSSCLKIN D41 EXP_A_TXN_3 J40 B
near Calistoga
PM

PM_EXTTS#1 H26 A16 L36 PCIE_MTX_GRX_C_N4


THERMTRIP_MCH# PM_EXTTS#_1 SM_VREF pins. TV_DACA_OUT EXP_A_TXN_4 PCIE_MTX_GRX_C_N5
35 THERMTRIP_MCH# G6 PM_THRMTRIP# C18 TV_DACB_OUT EXP_A_TXN_5 M40
AH33 AE35 A19 N36 PCIE_MTX_GRX_C_N6
13,42 ICH_PWRGD PWROK DMI_RXN_0 DMI_MRX_ITX_N0 12 TV_DACC_OUT EXP_A_TXN_6

TV
AH34 AF39 P40 PCIE_MTX_GRX_C_N7
RSTIN# DMI_RXN_1 DMI_MRX_ITX_N1 12 EXP_A_TXN_7
R423 100 AG35 J20 R36 PCIE_MTX_GRX_C_N8
DMI_RXN_2 DMI_MRX_ITX_N2 12 TV_IREF EXP_A_TXN_8
2 1 AH39 B16 T40 PCIE_MTX_GRX_C_N9
12,13,26,27,29,30,38 PLTRST# DMI_RXN_3 DMI_MRX_ITX_N3 12 TV_IRTNA EXP_A_TXN_9
MISC

H28 B18 V36 PCIE_MTX_GRX_C_N10


SDVO_CTRLCLK TV_IRTNB EXP_A_TXN_10 PCIE_MTX_GRX_C_N11
H27 SDVO_CTRLDATA B19 TV_IRTNC EXP_A_TXN_11 W40
K28 AC35 Y36 PCIE_MTX_GRX_C_N12
12 MCH_ICH_SYNC# ICH_SYNC# DMI_RXP_0 DMI_MRX_ITX_P0 12 EXP_A_TXN_12
H32 AE39 K30 AA40 PCIE_MTX_GRX_C_N13
17 CLK_3GPLLREQ# CLK_REQ# DMI_RXP_1 DMI_MRX_ITX_P1 12 TV_DCONSEL0 EXP_A_TXN_13
AF35 J29 AB36 PCIE_MTX_GRX_C_N14
DMI_RXP_2 DMI_MRX_ITX_P2 12 +1.05V_VCCP TV_DCONSEL1 EXP_A_TXN_14
PAD T16 TP_NC0 D1 AG39 AC40 PCIE_MTX_GRX_C_N15
NC0 DMI_RXP_3 DMI_MRX_ITX_P3 12 EXP_A_TXN_15
PAD T14 TP_NC1 C41
TP_NC2 NC1 PCIE_MTX_GRX_C_P0
PAD T15 C1 NC2 E23 CRT_BLUE EXP_A_TXP_0 D36
PAD T26 TP_NC3 BA41 AE37 D23 F40 PCIE_MTX_GRX_C_P1
NC3 DMI_TXN_0 DMI_MTX_IRX_N0 12 CRT_BLUE# EXP_A_TXP_1
PAD T27 TP_NC4 BA40 AF41 C22 G36 PCIE_MTX_GRX_C_P2
NC4 DMI_TXN_1 DMI_MTX_IRX_N1 12 CRT_GREEN EXP_A_TXP_2
NC

VGA
PAD T25 TP_NC5 BA39 AG37 B22 H40 PCIE_MTX_GRX_C_P3
NC5 DMI_TXN_2 DMI_MTX_IRX_N2 12 CRT_GREEN# EXP_A_TXP_3
PAD T20 TP_NC6 BA3 AH41 A21 J36 PCIE_MTX_GRX_C_P4
NC6 DMI_TXN_3 DMI_MTX_IRX_N3 12 CRT_RED EXP_A_TXP_4
PAD T22 TP_NC7 BA2 B21 L40 PCIE_MTX_GRX_C_P5
NC7 CRT_RED# EXP_A_TXP_5
DMI

PAD T23 TP_NC8 BA1 M36 PCIE_MTX_GRX_C_P6


TP_NC9 NC8 EXP_A_TXP_6 PCIE_MTX_GRX_C_P7
PAD T11 B41 NC9 DMI_TXP_0 AC37 DMI_MTX_IRX_P0 12 EXP_A_TXP_7 N40
PAD T12 TP_NC10 B2 AE41 C26 P36 PCIE_MTX_GRX_C_P8
NC10 DMI_TXP_1 DMI_MTX_IRX_P1 12 CRT_DDC_CLK EXP_A_TXP_8
PAD T24 TP_NC11 AY41
NC11 DMI_TXP_2 AF37 DMI_MTX_IRX_P2 12 CRT_IREF net +1.05V_VCCP C25 CRT_DDC_DATA EXP_A_TXP_9 R40 PCIE_MTX_GRX_C_P9
PAD T18 TP_NC12 AY1 AG41 should be Routed G23 T36 PCIE_MTX_GRX_C_P10
NC12 DMI_TXP_3 DMI_MTX_IRX_P3 12 CRT_HSYNC EXP_A_TXP_10
PAD T21 TP_NC13 AW41 J22 V40 PCIE_MTX_GRX_C_P11
TP_NC14 AW1 NC13 20 mils away from CRT_IREF EXP_A_TXP_11 PCIE_MTX_GRX_C_P12
PAD T19 NC14 H23 CRT_VSYNC EXP_A_TXP_12 W36
PAD T10 TP_NC15 A40 NC15
any signals. EXP_A_TXP_13 Y40 PCIE_MTX_GRX_C_P13
PAD T9 TP_NC16 A4 AA36 PCIE_MTX_GRX_C_P14
TP_NC17 NC16 EXP_A_TXP_14 PCIE_MTX_GRX_C_P15
C PAD T8 A39 NC17 EXP_A_TXP_15 AB40 C
PAD T13 TP_NC18 A3 NC18 Calistoga
Calistoga
PCIE_MTX_GRX_N[0..15] 18 PCIE_MTX_GRX_P[0..15] 18
CFG5 Low=DMIx2 C107 0.1U_10V
High=DMIx4 PCIE_MTX_GRX_C_N0 1 2 PCIE_MTX_GRX_N0 C106 0.1U_10V
C112 0.1U_10V PCIE_MTX_GRX_C_P0 1 2 PCIE_MTX_GRX_P0
CFG6 Low=Moby Disk PCIE_MTX_GRX_C_N1 1 2 PCIE_MTX_GRX_N1 C111 0.1U_10V
High=Calistoga. C125 0.1U_10V PCIE_MTX_GRX_C_P1 1 2 PCIE_MTX_GRX_P1
PCIE_MTX_GRX_C_N2 1 2 PCIE_MTX_GRX_N2 C124 0.1U_10V
CFG7 Low=RSVD C141 0.1U_10V PCIE_MTX_GRX_C_P2 1 2 PCIE_MTX_GRX_P2
CPU_Strap High=Mobile CPU PCIE_MTX_GRX_C_N3 1 2 PCIE_MTX_GRX_N3 C140 0.1U_10V
C119 0.1U_10V PCIE_MTX_GRX_C_P3 1 2 PCIE_MTX_GRX_P3
CFG9 Low= Reveise Lane PCIE_MTX_GRX_C_N4 1 2 PCIE_MTX_GRX_N4 C118 0.1U_10V +3.3V_RUN
PCIE Graphics Lane High=Normal operation C153 0.1U_10V PCIE_MTX_GRX_C_P4 1 2 PCIE_MTX_GRX_P4
PCIE_MTX_GRX_C_N5 1 2 PCIE_MTX_GRX_N5 C150 0.1U_10V R409 2 1 1K_NC CFG18
CFG10 Low=Reserved C110 0.1U_10V PCIE_MTX_GRX_C_P5 1 2 PCIE_MTX_GRX_P5 R410 2 1 1K_NC CFG19
Host PLL VCC Select High=Mobility PCIE_MTX_GRX_C_N6 1 2 PCIE_MTX_GRX_N6 C109 0.1U_10V R406 2 1 1K_NC CFG20
C161 0.1U_10V PCIE_MTX_GRX_C_P6 1 2 PCIE_MTX_GRX_P6
CFG11 Low=Calistoga PCIE_MTX_GRX_C_N7 1 2 PCIE_MTX_GRX_N7 C159 0.1U_10V R386 2 1 2.2K_NC CFG5
PSB 4X CLK Enable High=Reserved C117 0.1U_10V PCIE_MTX_GRX_C_P7 1 2 PCIE_MTX_GRX_P7 R390 2 1 2.2K_NC CFG6
PCIE_MTX_GRX_C_N8 1 2 PCIE_MTX_GRX_N8 C116 0.1U_10V R392 2 1 2.2K_NC CFG7
CFG[13:12] 00=Reserved. 01=XOR Mode Enable. C148 0.1U_10V PCIE_MTX_GRX_C_P8 1 2 PCIE_MTX_GRX_P8 R387 2 1 2.2K_NC CFG9
11=Normal operation. PCIE_MTX_GRX_C_N9 1 2 PCIE_MTX_GRX_N9 C147 0.1U_10V R389 2 1 2.2K_NC CFG10
C121 0.1U_10V PCIE_MTX_GRX_C_P9 1 2 PCIE_MTX_GRX_P9 R388 2 1 2.2K_NC CFG11
CFG16 Low=Dynamic ODT Disable PCIE_MTX_GRX_C_N10 1 2 PCIE_MTX_GRX_N10 C120 0.1U_10V R385 2 1 2.2K_NC CFG12
FSB Dynamic ODT High=Dynamic ODT Enable C169 0.1U_10V PCIE_MTX_GRX_C_P10 1 2 PCIE_MTX_GRX_P10 R412 2 1 2.2K_NC CFG13
PCIE_MTX_GRX_C_N11 1 2 PCIE_MTX_GRX_N11 C167 0.1U_10V R391 2 1 2.2K_NC CFG16
CFG18 Low=1.05V C123 0.1U_10V PCIE_MTX_GRX_C_P11 1 2 PCIE_MTX_GRX_P11
D
VCC Select High=1.5V PCIE_MTX_GRX_C_N12 1 2 PCIE_MTX_GRX_N12 C122 0.1U_10V D
C173 0.1U_10V PCIE_MTX_GRX_C_P12 1 2 PCIE_MTX_GRX_P12
CFG19 Low=Normal PCIE_MTX_GRX_C_N13 1 2 PCIE_MTX_GRX_N13 C171 0.1U_10V
C114 0.1U_10V PCIE_MTX_GRX_C_P13 1 2 PCIE_MTX_GRX_P13
DMI Lane Reversal
CFG20
High=Lane Reversed
Low=Only SDVO or PCIEx1 is operational (defaults)
PCIE_MTX_GRX_C_N14 1
C179
2 PCIE_MTX_GRX_N14
0.1U_10V PCIE_MTX_GRX_C_P14
C113
1 2
0.1U_10V
PCIE_MTX_GRX_P14
QUANTA
PCIE_MTX_GRX_C_N15 PCIE_MTX_GRX_N15 C177 0.1U_10V
PCIe Backward
Interpoerability mode
High=SDVO and PCIEx1 are operating simultaneously
via PEG port
1 2
PCIE_MTX_GRX_C_P15 1 2 PCIE_MTX_GRX_P15
Title
COMPUTER
Calistoga (VGA,DMI)
SDVO_CTRLDATA Low=No SDVO device present. DC Blocked Cap.
High=SDVO device present. Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 6 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

A A

15 DDR_A_D[0..63] 15 DDR_B_D[0..63]
U14D U14E
DDR_A_D0 AJ35 AU12 DDR_A_BS0 DDR_B_D0 AK39
SA_DQ0 SA_BS_0 DDR_A_BS0 15,16 SB_DQ0
DDR_A_D1 AJ34 AV14 DDR_A_BS1 DDR_B_D1 AJ37 AT24 DDR_B_BS0
SA_DQ1 SA_BS_1 DDR_A_BS1 15,16 SB_DQ1 SB_BS_0 DDR_B_BS0 15,16
DDR_A_D2 AM31 BA20 DDR_A_BS2 DDR_B_D2 AP39 AV23 DDR_B_BS1
SA_DQ2 SA_BS_2 DDR_A_BS2 15,16 SB_DQ2 SB_BS_1 DDR_B_BS1 15,16
DDR_A_D3 AM33 DDR_A_CAS# DDR_B_D3 AR41 AY28 DDR_B_BS2
SA_DQ3 DDR_A_CAS# 15,16 SB_DQ3 SB_BS_2 DDR_B_BS2 15,16
DDR_A_D4 AJ36 AY13 DDR_B_D4 AJ38 DDR_B_CAS#
SA_DQ4 SA_CAS# DDR_A_DM[0..7] 15 SB_DQ4 DDR_B_CAS# 15,16
DDR_A_D5 AK35 AJ33 DDR_A_DM0 DDR_B_D5 AK38 AR24
SA_DQ5 SA_DM_0 SB_DQ5 SB_CAS# DDR_B_DM[0..7] 15
DDR_A_D6 AJ32 AM35 DDR_A_DM1 DDR_B_D6 AN41 AK36 DDR_B_DM0
DDR_A_D7 SA_DQ6 SA_DM_1 DDR_A_DM2 DDR_B_D7 SB_DQ6 SB_DM_0 DDR_B_DM1
AH31 SA_DQ7 SA_DM_2 AL26 AP41 SB_DQ7 SB_DM_1 AR38
DDR_A_D8 AN35 AN22 DDR_A_DM3 DDR_B_D8 AT40 AT36 DDR_B_DM2
DDR_A_D9 SA_DQ8 SA_DM_3 DDR_A_DM4 DDR_B_D9 SB_DQ8 SB_DM_2 DDR_B_DM3
AP33 SA_DQ9 SA_DM_4 AM14 AV41 SB_DQ9 SB_DM_3 BA31
DDR_A_D10 AR31 AL9 DDR_A_DM5 DDR_B_D10 AU38 AL17 DDR_B_DM4
DDR_A_D11 SA_DQ10 SA_DM_5 DDR_A_DM6 DDR_B_D11 SB_DQ10 SB_DM_4 DDR_B_DM5
AP31 SA_DQ11 SA_DM_6 AR3 AV38 SB_DQ11 SB_DM_5 AH8
DDR_A_D12 AN38 AH4 DDR_A_DM7 DDR_B_D12 AP38 BA5 DDR_B_DM6
DDR_A_D13 SA_DQ12 SA_DM_7 DDR_B_D13 SB_DQ12 SB_DM_6 DDR_B_DM7
AM36 SA_DQ13 DDR_A_DQS[0..7] 15 AR40 SB_DQ13 SB_DM_7 AN4
DDR_A_D14 AM34 AK33 DDR_A_DQS0 DDR_B_D14 AW38
SA_DQ14 A SA_DQS_0 SB_DQ14 DDR_B_DQS[0..7] 15
DDR_A_D15 AN33 AT33 DDR_A_DQS1 DDR_B_D15 AY38 AM39 DDR_B_DQS0
SA_DQ15 SA_DQS_1 SB_DQ15

B
DDR_A_D16 DDR_A_DQS2 DDR_B_D16 SB_DQS_0 DDR_B_DQS1
AK26 SA_DQ16 SA_DQS_2 AN28 BA38 SB_DQ16 SB_DQS_1 AT39
DDR_A_D17 AL27 AM22 DDR_A_DQS3 DDR_B_D17 AV36 AU35 DDR_B_DQS2
DDR_A_D18 SA_DQ17 SA_DQS_3 DDR_A_DQS4 DDR_B_D18 SB_DQ17 SB_DQS_2 DDR_B_DQS3
AM26 SA_DQ18 SA_DQS_4 AN12 AR36 SB_DQ18 SB_DQS_3 AR29
DDR_A_D19 AN24 AN8 DDR_A_DQS5 DDR_B_D19 AP36 AR16 DDR_B_DQS4
MEMORY

DDR_A_D20 SA_DQ19 SA_DQS_5 DDR_A_DQS6 DDR_B_D20 SB_DQ19 SB_DQS_4 DDR_B_DQS5


AK28 AP3 BA36 AR10

MEMORY
DDR_A_D21 SA_DQ20 SA_DQS_6 DDR_A_DQS7 DDR_B_D21 SB_DQ20 SB_DQS_5 DDR_B_DQS6
B AL28 SA_DQ21 SA_DQS_7 AG5 DDR_A_DQS#[0..7] 15 AU36 SB_DQ21 SB_DQS_6 AR7 B
DDR_A_D22 AM24 AK32 DDR_A_DQS#0 DDR_B_D22 AP35 AN5 DDR_B_DQS7
SA_DQ22 SA_DQS#_0 SB_DQ22 SB_DQS_7 DDR_B_DQS#[0..7] 15
DDR_A_D23 AP26 AU33 DDR_A_DQS#1 DDR_B_D23 AP34 AM40 DDR_B_DQS#0
DDR_A_D24 SA_DQ23 SA_DQS#_1 DDR_A_DQS#2 DDR_B_D24 SB_DQ23 SB_DQS#_0 DDR_B_DQS#1
AP23 SA_DQ24 SA_DQS#_2 AN27 AY33 SB_DQ24 SB_DQS#_1 AU39
DDR_A_D25 AL22 AM21 DDR_A_DQS#3 DDR_B_D25 BA33 AT35 DDR_B_DQS#2
DDR_A_D26 SA_DQ25 SA_DQS#_3 DDR_A_DQS#4 DDR_B_D26 SB_DQ25 SB_DQS#_2 DDR_B_DQS#3
AP21 SA_DQ26 SA_DQS#_4 AM12 AT31 SB_DQ26 SB_DQS#_3 AP29
DDR_A_D27 AN20 AL8 DDR_A_DQS#5 DDR_B_D27 AU29 AP16 DDR_B_DQS#4
DDR_A_D28 SA_DQ27 SA_DQS#_5 DDR_A_DQS#6 DDR_B_D28 SB_DQ27 SB_DQS#_4 DDR_B_DQS#5
AL23 SA_DQ28 SA_DQS#_6 AN3 AU31 SB_DQ28 SB_DQS#_5 AT10
DDR_A_D29 AP24 AH5 DDR_A_DQS#7 DDR_B_D29 AW31 AT7 DDR_B_DQS#6
DDR_A_D30 SA_DQ29 SA_DQS#_7 DDR_B_D30 SB_DQ29 SB_DQS#_6 DDR_B_DQS#7
AP20 SA_DQ30 DDR_A_MA[0..13] 15,16 AV29 SB_DQ30 SB_DQS#_7 AP5
DDR_A_D31 AT21 AY16 DDR_A_MA0 DDR_B_D31 AW29
SA_DQ31 SA_MA_0 SB_DQ31 DDR_B_MA[0..13] 15,16
DDR_A_D32 DDR_A_MA1 DDR_B_D32 DDR_B_MA0
SYSTEM

AR12 SA_DQ32 SA_MA_1 AU14 AM19 SB_DQ32 SB_MA_0 AY23


DDR_A_D33 DDR_A_MA2 DDR_B_D33 DDR_B_MA1

SYSTEM
AR14 SA_DQ33 SA_MA_2 AW16 AL19 SB_DQ33 SB_MA_1 AW24
DDR_A_D34 AP13 BA16 DDR_A_MA3 DDR_B_D34 AP14 AY24 DDR_B_MA2
DDR_A_D35 SA_DQ34 SA_MA_3 DDR_A_MA4 DDR_B_D35 SB_DQ34 SB_MA_2 DDR_B_MA3
AP12 SA_DQ35 SA_MA_4 BA17 AN14 SB_DQ35 SB_MA_3 AR28
DDR_A_D36 AT13 AU16 DDR_A_MA5 DDR_B_D36 AN17 AT27 DDR_B_MA4
DDR_A_D37 SA_DQ36 SA_MA_5 DDR_A_MA6 DDR_B_D37 SB_DQ36 SB_MA_4 DDR_B_MA5
AT12 SA_DQ37 SA_MA_6 AV17 AM16 SB_DQ37 SB_MA_5 AT28
DDR_A_D38 AL14 AU17 DDR_A_MA7 DDR_B_D38 AP15 AU27 DDR_B_MA6
DDR_A_D39 SA_DQ38 SA_MA_7 DDR_A_MA8 DDR_B_D39 SB_DQ38 SB_MA_6 DDR_B_MA7
AL12 SA_DQ39 SA_MA_8 AW17 AL15 SB_DQ39 SB_MA_7 AV28
DDR_A_D40 AK9 AT16 DDR_A_MA9 DDR_B_D40 AJ11 AV27 DDR_B_MA8
DDR_A_D41 SA_DQ40 SA_MA_9 DDR_A_MA10 DDR_B_D41 SB_DQ40 SB_MA_8 DDR_B_MA9
AN7 SA_DQ41 SA_MA_10 AU13 AH10 SB_DQ41 SB_MA_9 AW27
DDR_A_D42 AK8 AT17 DDR_A_MA11 DDR_B_D42 AJ9 AV24 DDR_B_MA10
DDR_A_D43 SA_DQ42 SA_MA_11 DDR_A_MA12 DDR_B_D43 SB_DQ42 SB_MA_10 DDR_B_MA11
AK7 SA_DQ43 SA_MA_12 AV20 AN10 SB_DQ43 SB_MA_11 BA27
DDR_A_D44 AP9 AV12 DDR_A_MA13 DDR_B_D44 AK13 AY27 DDR_B_MA12
SA_DQ44 SA_MA_13 SB_DQ44 SB_MA_12
DDR

DDR_A_D45 AN9 DDR_B_D45 AH11 AR23 DDR_B_MA13


SA_DQ45 SB_DQ45 SB_MA_13

DDR
DDR_A_D46 AT5 AW14 DDR_A_RAS# DDR_B_D46 AK10
SA_DQ46 SA_RAS# DDR_A_RAS# 15,16 SB_DQ46
DDR_A_D47 AL5 AK23 T62 PAD DDR_B_D47 AJ8 AU23 DDR_B_RAS#
SA_DQ47 SA_RCVENIN# SB_DQ47 SB_RAS# DDR_B_RAS# 15,16
DDR_A_D48 AY2 AK24 T60 PAD DDR_B_D48 BA10 AK16 T61 PAD
DDR_A_D49 SA_DQ48 SA_RCVENOUT# SB_DQ48 SB_RCVENIN#
AW2 SA_DQ49 SA_WE# AY14 DDR_A_WE# DDR_A_WE# 15,16
DDR_B_D49 AW10 SB_DQ49 SB_RCVENOUT# AK18 T59 PAD
DDR_A_D50 AP1 DDR_B_D50 BA4 AR27 DDR_B_WE#
C SA_DQ50 SB_DQ50 SB_WE# DDR_B_WE# 15,16 C
DDR_A_D51 AN2 DDR_B_D51 AW4
DDR_A_D52 SA_DQ51 DDR_B_D52 SB_DQ51
AV2 SA_DQ52 AY10 SB_DQ52
DDR_A_D53 AT3 DDR_B_D53 AY9
DDR_A_D54 SA_DQ53 DDR_B_D54 SB_DQ53
AN1 SA_DQ54 AW5 SB_DQ54
DDR_A_D55 AL2 DDR_B_D55 AY5
DDR_A_D56 SA_DQ55 DDR_B_D56 SB_DQ55
AG7 SA_DQ56 AV4 SB_DQ56
DDR_A_D57 AF9 DDR_B_D57 AR5
DDR_A_D58 SA_DQ57 DDR_B_D58 SB_DQ57
AG4 SA_DQ58 AK4 SB_DQ58
DDR_A_D59 AF6 DDR_B_D59 AK3
DDR_A_D60 SA_DQ59 DDR_B_D60 SB_DQ59
AG9 SA_DQ60 AT4 SB_DQ60
DDR_A_D61 AH6 DDR_B_D61 AK5
DDR_A_D62 SA_DQ61 DDR_B_D62 SB_DQ61
AF4 SA_DQ62 AJ5 SB_DQ62
DDR_A_D63 AF8 DDR_B_D63 AJ3
SA_DQ63 SB_DQ63
Calistoga Calistoga

D D

QUANTA
Title
COMPUTER
Calistoga (DDR2)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 7 of 54


1 2 3 4 5 6 7 8
5 4 3 2 1

U14G
AA33 +1.8V_SUS
+1.05V_VCCP VCC_0 +1.05V_VCCP
W33 VCC_1
P33 U14F
VCC_2
N33 VCC_3 AD27 VCC_NCTF0
L33 VCC_4 VCC_SM_0 AU41 AC27 VCC_NCTF1 VSS_NCTF0 AE27

1
J33 AT41 VCCSM_LF4 AB27 AE26
VCC_5 VCC_SM_1 VCC_NCTF2 VSS_NCTF1

1
AA32 AM41 VCCSM_LF5 + AA27 AE25
VCC_6 VCC_SM_2 C165 C624 C642 C648 VCC_NCTF3 VSS_NCTF2
Y32 VCC_7 VCC_SM_3 AU40 Y27 VCC_NCTF4 VSS_NCTF3 AE24

1
W32 BA34 330U_2.5V 10U_6.3V 1U_10V 0.22U_10V W27 AE23

2
VCC_8 VCC_SM_4 C207 C211 VCC_NCTF5 VSS_NCTF4
V32 VCC_9 VCC_SM_5 AY34 V27 VCC_NCTF6 VSS_NCTF5 AE22
P32 AW34 0.47U_10V 0.47U_10V U27 AE21

2
VCC_10 VCC_SM_6 VCC_NCTF7 VSS_NCTF6
N32 VCC_11 VCC_SM_7 AV34 T27 VCC_NCTF8 VSS_NCTF7 AE20
D
M32 VCC_12 VCC_SM_8 AU34 R27 VCC_NCTF9 VSS_NCTF8 AE19 D
L32 VCC_13 VCC_SM_9 AT34 AD26 VCC_NCTF10 VSS_NCTF9 AE18
J32 VCC_14 VCC_SM_10 AR34 AC26 VCC_NCTF11 VSS_NCTF10 AC17
AA31 VCC_15 VCC_SM_11 BA30 Place caps close to AB26 VCC_NCTF12 VSS_NCTF11 Y17
W31 VCC_16 VCC_SM_12 AY30 Calistoga.AT41,AM41. AA26 VCC_NCTF13 VSS_NCTF12 U17
V31 VCC_17 VCC_SM_13 AW30 Y26 VCC_NCTF14
T31 VCC_18 VCC_SM_14 AV30 W26 VCC_NCTF15
R31 VCC_19 VCC_SM_15 AU30 V26 VCC_NCTF16
P31 VCC_20 VCC_SM_16 AT30 U26 VCC_NCTF17
N31 VCC_21 VCC_SM_17 AR30 T26 VCC_NCTF18
M31 VCC_22 VCC_SM_18 AP30 R26 VCC_NCTF19 VCCAUX_NCTF0 AG27 +1.5V_RUN
AA30 AN30 +1.05V_VCCP AD25 AF27
VCC_23 VCC_SM_19 VCC_NCTF20 VCCAUX_NCTF1
Y30 VCC_24 VCC_SM_20 AM30 AC25 VCC_NCTF21 VCCAUX_NCTF2 AG26
W30 VCC_25 VCC_SM_21 AM29 AB25 VCC_NCTF22 VCCAUX_NCTF3 AF26
V30 VCC_26 VCC_SM_22 AL29 AA25 VCC_NCTF23 VCCAUX_NCTF4 AG25

1
U30 VCC_27 VCC_SM_23 AK29 Y25 VCC_NCTF24 VCCAUX_NCTF5 AF25

1
T30 AJ29 + W25 AG24
VCC_28 VCC_SM_24 C174 C158 C643 C632 VCC_NCTF25 VCCAUX_NCTF6
R30 VCC_29 VCC_SM_25 AH29 V25 VCC_NCTF26 VCCAUX_NCTF7 AF24
P30 AJ28 330U_2.5V 10U_6.3V 0.22U_10V 0.22U_10V U25 AG23

2
VCC_30 VCC_SM_26 VCC_NCTF27 VCCAUX_NCTF8
N30 VCC_31 VCC_SM_27 AH28 T25 VCC_NCTF28 VCCAUX_NCTF9 AF23
M30 VCC_32 VCC_SM_28 AJ27 R25 VCC_NCTF29 VCCAUX_NCTF10 AG22
L30 VCC_33 VCC_SM_29 AH27 AD24 VCC_NCTF30 VCCAUX_NCTF11 AF22
AA29 VCC_34 VCC_SM_30 BA26 AC24 VCC_NCTF31 VCCAUX_NCTF12 AG21
Y29 VCC_35 VCC_SM_31 AY26 AB24 VCC_NCTF32 VCCAUX_NCTF13 AF21
W29 VCC_36 VCC_SM_32 AW26 AA24 VCC_NCTF33 VCCAUX_NCTF14 AG20
V29 VCC_37 VCC_SM_33 AV26 Y24 VCC_NCTF34 VCCAUX_NCTF15 AF20
U29 VCC_38 VCC_SM_34 AU26 W24 VCC_NCTF35 VCCAUX_NCTF16 AG19
R29 VCC_39 VCC_SM_35 AT26 V24 VCC_NCTF36 VCCAUX_NCTF17 AF19
P29 VCC_40 VCC_SM_36 AR26 U24 VCC_NCTF37 VCCAUX_NCTF18 R19
M29 VCC_41 VCC_SM_37 AJ26 T24 VCC_NCTF38 VCCAUX_NCTF19 AG18
C L29 VCC_42 VCC_SM_38 AH26 R24 VCC_NCTF39 VCCAUX_NCTF20 AF18 C
AB28 VCC_43 VCC_SM_39 AJ25 AD23 VCC_NCTF40 VCCAUX_NCTF21 R18
AA28 VCC_44 VCC_SM_40 AH25 V23 VCC_NCTF41 VCCAUX_NCTF22 AG17
Y28 VCC_45 VCC_SM_41 AJ24 U23 VCC_NCTF42 VCCAUX_NCTF23 AF17
V28 VCC_46 VCC_SM_42 AH24 T23 VCC_NCTF43 VCCAUX_NCTF24 AE17
U28 VCC_47 VCC_SM_43 BA23 R23 VCC_NCTF44 VCCAUX_NCTF25 AD17
T28 VCC_48 VCC_SM_44 AJ23 AD22 VCC_NCTF45 VCCAUX_NCTF26 AB17
R28 VCC_49 VCC_SM_45 BA22 V22 VCC_NCTF46 VCCAUX_NCTF27 AA17

1
P28 VCC_50 VCC_SM_46 AY22 U22 VCC_NCTF47 VCCAUX_NCTF28 W17
N28 AW22 C223 T22 V17
VCC_51 VCC_SM_47 0.47U_10V VCC_NCTF48 VCCAUX_NCTF29
M28 AV22 R22 T17

2
VCC_52 VCC_SM_48 VCC_NCTF49 VCCAUX_NCTF30
L28 AU22 AD21 R17
P27
N27
VCC_53
VCC_54
VCC_55
VCC_SM_49
VCC_SM_50
VCC_SM_51
AT22
AR22
V21
U21
VCC_NCTF50
VCC_NCTF51
VCC_NCTF52
NCTF VCCAUX_NCTF31
VCCAUX_NCTF32
VCCAUX_NCTF33
AG16
AF16
M27 VCC_56 VCC_SM_52 AP22 T21 VCC_NCTF53 VCCAUX_NCTF34 AE16
L27 VCC_57 VCC_SM_53 AK22 Place caps close to R21 VCC_NCTF54 VCCAUX_NCTF35 AD16
P26 VCC_58 VCC_SM_54 AJ22 Calistoga.BA23. AD20 VCC_NCTF55 VCCAUX_NCTF36 AC16
N26 VCC_59 VCC_SM_55 AK21 V20 VCC_NCTF56 VCCAUX_NCTF37 AB16
L26 VCC_60 VCC_SM_56 AK20 U20 VCC_NCTF57 VCCAUX_NCTF38 AA16
N25 VCC_61 VCC_SM_57 BA19 T20 VCC_NCTF58 VCCAUX_NCTF39 Y16
M25 VCC_62 VCC_SM_58 AY19 R20 VCC_NCTF59 VCCAUX_NCTF40 W16
L25 VCC_63 VCC_SM_59 AW19 AD19 VCC_NCTF60 VCCAUX_NCTF41 V16
P24 VCC_64 VCC_SM_60 AV19 V19 VCC_NCTF61 VCCAUX_NCTF42 U16
N24 VCC_65 VCC_SM_61 AU19 U19 VCC_NCTF62 VCCAUX_NCTF43 T16
M24 VCC_66 VCC_SM_62 AT19 T19 VCC_NCTF63 VCCAUX_NCTF44 R16
AB23 VCC_67 VCC_SM_63 AR19 AD18 VCC_NCTF64 VCCAUX_NCTF45 AG15
AA23 AP19 AC18 AF15
Y23
P23
VCC_68
VCC_69
VCC_70
VCC VCC_SM_64
VCC_SM_65
VCC_SM_66
AK19
AJ19
AB18
AA18
VCC_NCTF65
VCC_NCTF66
VCC_NCTF67
VCCAUX_NCTF46
VCCAUX_NCTF47
VCCAUX_NCTF48
AE15
AD15
B
N23 VCC_71 VCC_SM_67 AJ18 Y18 VCC_NCTF68 VCCAUX_NCTF49 AC15 B
M23 VCC_72 VCC_SM_68 AJ17 W18 VCC_NCTF69 VCCAUX_NCTF50 AB15
L23 VCC_73 VCC_SM_69 AH17 V18 VCC_NCTF70 VCCAUX_NCTF51 AA15
AC22 VCC_74 VCC_SM_70 AJ16 U18 VCC_NCTF71 VCCAUX_NCTF52 Y15
AB22 VCC_75 VCC_SM_71 AH16 T18 VCC_NCTF72 VCCAUX_NCTF53 W15
Y22 VCC_76 VCC_SM_72 BA15 VCCAUX_NCTF54 V15
W22 VCC_77 VCC_SM_73 AY15 VCCAUX_NCTF55 U15
1

P22 VCC_78 VCC_SM_74 AW15 VCCAUX_NCTF56 T15


N22 AV15 C655 C652 C672 R15
VCC_79 VCC_SM_75 10U_6.3V 10U_6.3V 0.47U_10V VCCAUX_NCTF57
M22 AU15
2

VCC_80 VCC_SM_76 Calistoga


L22 VCC_81 VCC_SM_77 AT15
AC21 VCC_82 VCC_SM_78 AR15
AA21 VCC_83 VCC_SM_79 AJ15
W21 VCC_84 VCC_SM_80 AJ14
N21 VCC_85 VCC_SM_81 AJ13
M21 VCC_86 VCC_SM_82 AH13 Place caps close to
L21 VCC_87 VCC_SM_83 AK12 Calistoga.BA15.
AC20 VCC_88 VCC_SM_84 AJ12
AB20 VCC_89 VCC_SM_85 AH12
Y20 VCC_90 VCC_SM_86 AG12
W20 VCC_91 VCC_SM_87 AK11
P20 VCC_92 VCC_SM_88 BA8
N20 VCC_93 VCC_SM_89 AY8
M20 VCC_94 VCC_SM_90 AW8
L20 VCC_95 VCC_SM_91 AV8
AB19 VCC_96 VCC_SM_92 AT8
AA19 VCC_97 VCC_SM_93 AR8
Y19 VCC_98 VCC_SM_94 AP8
N19 VCC_99 VCC_SM_95 BA6
M19 VCC_100 VCC_SM_96 AY6
A L19 VCC_101 VCC_SM_97 AW6 A
N18 VCC_102 VCC_SM_98 AV6
M18 VCC_103 VCC_SM_99 AT6 Place caps close to
L18 AR6
P17
N17
VCC_104
VCC_105
VCC_SM_100
VCC_SM_101 AP6
AN6
Calistoga.AV1,AJ1.
QUANTA
VCC_106 VCC_SM_102 C209 0.47U_10V
M17
N16
M16
VCC_107
VCC_108
VCC_SM_103
VCC_SM_104
AL6
AK6
AJ6
VCCSM_LF2 1 2
Title
COMPUTER
VCC_109 VCC_SM_105 C201 0.47U_10V Calistoga (VCC, NCTF)
L16 VCC_110 VCC_SM_106 AV1
AJ1 VCCSM_LF1 1 2
VCC_SM_107 Size Document Number Rev
Calistoga JM6 2A

Date: Thursday, September 08, 2005 Sheet 8 of 54


5 4 3 2 1
5 4 3 2 1

U14H
H22 VCCSYNC
VTT_0 AC14 +1.05V_VCCP
C30 VCC_TXLVDS0 VTT_1 AB14
B30 VCC_TXLVDS1 VTT_2 W14
A30 VCC_TXLVDS2 VTT_3 V14
+1.05V_VCCP
FB_33ohm+-25%_100mHz_3000mA_0.025ohm DC VTT_4 T14
VCC3G_PCIE AJ41 R14
+1.5V_RUN VCC3G_PCIE VCC3G0 VTT_5
AB41 VCC3G1 VTT_6 P14
R158 L28 Y41 N14
VCC3G2 VTT_7

1
1 2 1 2 VCC3G_PCIE V41 M14
BLM18PG330SN1 VCC3G3 VTT_8 C625 C639
Place C614 between pin G41 & H41. R41 VCC3G4 VTT_9 L14

1
0.002/F N41 AD13 2.2U_6.3V 4.7U_10V

2
VCC3G5 VTT_10

1
D +2.5V_RUN D
+ L41 AC13
C187 C621 C635 VCCA_3GPLL VCC3G6 VTT_11
AC33 VCCA_3GPLL VTT_12 AB13
220U_4V 10U_6.3V 10U_6.3V C614 2 1 0.1U_10V G41 AA13

2
VCCA_3GBG VTT_13
H41 VSSA_3GBG VTT_14 Y13
VTT_15 W13 Place in Cavity.
+1.05V_VCCP F21 VCCA_CRTDAC0 VTT_16 V13
Place caps on same E21 VCCA_CRTDAC1 VTT_17 U13
side as Calistoga. G21 VSSA_CRTDAC VTT_18 T13
VTT_19 R13
VCCA_DPLLA B26 N13 +1.05V_VCCP
VCCA_DPLLB VCCA_DPLLA VTT_20
C39 VCCA_DPLLB VTT_21 M13
VCCA_HPLL AF1 L13
VCCA_HPLL VTT_22
1uH+-20%_300mA VTT_23 AB12

1
A38 VCCA_LVDS VTT_24 AA12
+1.5V_RUN B39 Y12 + C182 C151
R422 L58 0.5/F R420 +1.05V_VCCP VSSA_LVDS VTT_25 330U_2.5V 0.22U_10V
W12

2
VTT_26
1 2 1 2VCCA_3GPLL_R 2 1 VCCA_3GPLL VCCA_MPLL AF2 V12

2
1uH_300mA VCCA_MPLL VTT_27
VTT_28 U12
0.002/F +1.5V_RUN H20 T12
VCCA_TVBG VTT_29
1

1
G20 VSSA_TVBG VTT_30 R12
C644 C645 C633 C636 P12
10U_6.3V 0.1U_10V 10U_6.3V_NC 10U_6.3V_NC VTT_31
N12
2

2
VTT_32
VTT_33 M12 Place on the edge.
+1.5V_RUN E19 VCCA_TVDACA0 VTT_34 L12
F19 VCCA_TVDACA1 VTT_35 R11
C20 VCCA_TVDACB0 VTT_36 P11
Should be D20 VCCA_TVDACB1 VTT_37 N11
placed in E20 M11

C cavity. F20
VCCA_TVDACC0
VCCA_TVDACC1 POWER VTT_38
VTT_39
VTT_40
R10
P10 C
+1.5V_RUN AH1 VCCD_HMPLL0 VTT_41 N10
AH2 VCCD_HMPLL1 VTT_42 M10
VTT_43 P9
A28 VCCD_LVDS0 VTT_44 N9
B28 VCCD_LVDS1 VTT_45 M9
FB_180ohm+-25%_100mHz_1500mA_0.09ohm DC C28 VCCD_LVDS2 VTT_46 R8
VTT_47 P8
+1.5V_RUN +3.3V_RUN VCCD_TVDAC D21 N8
VCCD_TVDAC VTT_48
VTT_49 M8
L23 VCCD_HV A23 P7
VCCD_TVDAC VCCD_HV VCC_HV0 VTT_50
2 1 B23 VCC_HV1 VTT_51 N7
BLM18PG181SN1 B25 M7
VCC_HV2 VTT_52
VTT_53 R6
1

H19 VCCD_QTVDAC VTT_54 P6


C620 C133 C132 C134 M6
0.1U_10V 22U_10V 10U_6.3V 0.1U_10V VTT_55 VTTLF_CAP3
AK31 A6
2

VCCAUX0 VTT_56
AF31 VCCAUX1 VTT_57 R5
AE31 VCCAUX2 VTT_58 P5

1
AC31 VCCAUX3 VTT_59 N5
AL30 M5 C135
VCCAUX4 VTT_60 0.47U_10V
AK30 P4

2
VCCAUX5 VTT_61
AJ30 VCCAUX6 VTT_62 N4
AH30 VCCAUX7 VTT_63 M4
AG30 VCCAUX8 VTT_64 R3
AF30 VCCAUX9 VTT_65 P3
+1.5V_RUN 40mA MAx. +1.5V_RUN 45mA MAx. AE30
AD30
VCCAUX10 VTT_66 N3
M3
VCCAUX11 VTT_67
10uH+-20%_100mA FB_120ohm+-25%_100mHz_200mA_0.2ohm DC AC30 VCCAUX12 VTT_68 R2
B
AG29 VCCAUX13 VTT_69 P2 B
L56 L27 AF29 M2
VCCA_DPLLA VCCA_HPLL VCCAUX14 VTT_70 VTTLF_CAP2
2 1 2 1 AE29 VCCAUX15 VTT_71 D2
10uH_100MA BLM11A121S +1.5V_RUN AD29 AB1 VTTLF_CAP1
VCCAUX16 VTT_72
1

AC29 VCCAUX17 VTT_73 R1


1

C605 + C600 AG28 P1


VCCAUX18 VTT_74

1
0.1U_10V 470U_4V_NC C191 C190 AF28 N1
0.1U_10V 22U_10V VCCAUX19 VTT_75 C184 C609
AE28 M1
2

VCCAUX20 VTT_76
1

C649 AH22 0.47U_10V 0.22U_10V

2
0.1U_10V VCCAUX21
AJ21 VCCAUX22
AH21
2

VCCAUX23
AJ20 VCCAUX24
10uH+-20%_100mA FB_120ohm+-25%_100mHz_200mA_0.2ohm DC AH20 VCCAUX25
AH19 VCCAUX26
L57 L59 P19
VCCA_DPLLB VCCA_MPLL VCCAUX27
2 1 2 1 P16 VCCAUX28
10uH_100MA BLM11A121S AH15 VCCAUX29
1

P15 VCCAUX30
1

C608 + C601 AH14


0.1U_10V 470U_4V_NC C651 C650 VCCAUX31
0.1Caps should be AG14 VCCAUX32
placed 200 mils 0.1U_10V 22U_10V AF14
2

VCCAUX33
AE14 VCCAUX34
with in its pins. Y14 VCCAUX35
AF13 VCCAUX36
AE13 VCCAUX37
AF12 VCCAUX38
AE12 VCCAUX39
AD12 VCCAUX40

A Calistoga A

QUANTA
Title
COMPUTER
Calistoga (POWER)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 9 of 54


5 4 3 2 1
5 4 3 2 1

U14I
AC41 VSS_0 VSS_97 AK34
AA41 AG34 U14J
VSS_1 VSS_98
W41 VSS_2 VSS_99 AF34 AT23 VSS_180 VSS_273 J11
T41 VSS_3 VSS_100 AE34 AN23 VSS_181 VSS_274 D11
P41 VSS_4 VSS_101 AC34 AM23 VSS_182 VSS_275 B11
M41 VSS_5 VSS_102 C34 AH23 VSS_183 VSS_276 AV10
J41 VSS_6 VSS_103 AW33 AC23 VSS_184 VSS_277 AP10
F41 VSS_7 VSS_104 AV33 W23 VSS_185 VSS_278 AL10
AV40 VSS_8 VSS_105 AR33 K23 VSS_186 VSS_279 AJ10
AP40 VSS_9 VSS_106 AE33 J23 VSS_187 VSS_280 AG10
AN40 VSS_10 VSS_107 AB33 F23 VSS_188 VSS_281 AC10
AK40 VSS_11 VSS_108 Y33 C23 VSS_189 VSS_282 W10
D
AJ40 VSS_12 VSS_109 V33 AA22 VSS_190 VSS_283 U10 D
AH40 VSS_13 VSS_110 T33 K22 VSS_191 VSS_284 BA9
AG40 VSS_14 VSS_111 R33 G22 VSS_192 VSS_285 AW9
AF40 VSS_15 VSS_112 M33 F22 VSS_193 VSS_286 AR9
AE40 VSS_16 VSS_113 H33 E22 VSS_194 VSS_287 AH9
B40 VSS_17 VSS_114 G33 D22 VSS_195 VSS_288 AB9
AY39 VSS_18 VSS_115 F33 A22 VSS_196 VSS_289 Y9
AW39 VSS_19 VSS_116 D33 BA21 VSS_197 VSS_290 R9
AV39 VSS_20 VSS_117 B33 AV21 VSS_198 VSS_291 G9
AR39 VSS_21 VSS_118 AH32 AR21 VSS_199 VSS_292 E9
AN39 VSS_22 VSS_119 AG32 AN21 VSS_200 VSS_293 A9
AJ39 VSS_23 VSS_120 AF32 AL21 VSS_201 VSS_294 AG8
AC39 VSS_24 VSS_121 AE32 AB21 VSS_202 VSS_295 AD8
AB39 VSS_25 VSS_122 AC32 Y21 VSS_203 VSS_296 AA8
AA39 VSS_26 VSS_123 AB32 P21 VSS_204 VSS_297 U8
Y39 VSS_27 VSS_124 G32 K21 VSS_205 VSS_298 K8
W39 VSS_28 VSS_125 B32 J21 VSS_206 VSS_299 C8
V39 VSS_29 VSS_126 AY31 H21 VSS_207 VSS_300 BA7
T39 VSS_30 VSS_127 AV31 C21 VSS_208 VSS_301 AV7
R39 VSS_31 VSS_128 AN31 AW20 VSS_209 VSS_302 AP7
P39 AJ31 AR20 AL7
N39
M39
VSS_32
VSS_33
VSS_34 VSS
VSS_129
VSS_130
VSS_131
AG31
AB31
AM20
AA20
VSS_210
VSS_211
VSS_212
VSS VSS_303
VSS_304
VSS_305
AJ7
AH7
L39 VSS_35 VSS_132 Y31 K20 VSS_213 VSS_306 AF7
J39 VSS_36 VSS_133 AB30 B20 VSS_214 VSS_307 AC7
H39 VSS_37 VSS_134 E30 A20 VSS_215 VSS_308 R7
G39 VSS_38 VSS_135 AT29 AN19 VSS_216 VSS_309 G7
F39 VSS_39 VSS_136 AN29 AC19 VSS_217 VSS_310 D7
D39 VSS_40 VSS_137 AB29 W19 VSS_218 VSS_311 AG6
AT38 VSS_41 VSS_138 T29 K19 VSS_219 VSS_312 AD6
C AM38 VSS_42 VSS_139 N29 G19 VSS_220 VSS_313 AB6 C
AH38 VSS_43 VSS_140 K29 C19 VSS_221 VSS_314 Y6
AG38 VSS_44 VSS_141 G29 AH18 VSS_222 VSS_315 U6
AF38 VSS_45 VSS_142 E29 P18 VSS_223 VSS_316 N6
AE38 VSS_46 VSS_143 C29 H18 VSS_224 VSS_317 K6
C38 VSS_47 VSS_144 B29 D18 VSS_225 VSS_318 H6
AK37 VSS_48 VSS_145 A29 A18 VSS_226 VSS_319 B6
AH37 VSS_49 VSS_146 BA28 AY17 VSS_227 VSS_320 AV5
AB37 VSS_50 VSS_147 AW28 AR17 VSS_228 VSS_321 AF5
AA37 VSS_51 VSS_148 AU28 AP17 VSS_229 VSS_322 AD5
Y37 VSS_52 VSS_149 AP28 AM17 VSS_230 VSS_323 AY4
W37 VSS_53 VSS_150 AM28 AK17 VSS_231 VSS_324 AR4
V37 VSS_54 VSS_151 AD28 AV16 VSS_232 VSS_325 AP4
T37 VSS_55 VSS_152 AC28 AN16 VSS_233 VSS_326 AL4
R37 VSS_56 VSS_153 W28 AL16 VSS_234 VSS_327 AJ4
P37 VSS_57 VSS_154 J28 J16 VSS_235 VSS_328 Y4
N37 VSS_58 VSS_155 E28 F16 VSS_236 VSS_329 U4
M37 VSS_59 VSS_156 AP27 C16 VSS_237 VSS_330 R4
L37 VSS_60 VSS_157 AM27 AN15 VSS_238 VSS_331 J4
J37 VSS_61 VSS_158 AK27 AM15 VSS_239 VSS_332 F4
H37 VSS_62 VSS_159 J27 AK15 VSS_240 VSS_333 C4
G37 VSS_63 VSS_160 G27 N15 VSS_241 VSS_334 AY3
F37 VSS_64 VSS_161 F27 M15 VSS_242 VSS_335 AW3
D37 VSS_65 VSS_162 C27 L15 VSS_243 VSS_336 AV3
AY36 VSS_66 VSS_163 B27 B15 VSS_244 VSS_337 AL3
AW36 VSS_67 VSS_164 AN26 A15 VSS_245 VSS_338 AH3
AN36 VSS_68 VSS_165 M26 BA14 VSS_246 VSS_339 AG3
AH36 VSS_69 VSS_166 K26 AT14 VSS_247 VSS_340 AF3
AG36 VSS_70 VSS_167 F26 AK14 VSS_248 VSS_341 AD3
B
AF36 VSS_71 VSS_168 D26 AD14 VSS_249 VSS_342 AC3 B
AE36 VSS_72 VSS_169 AK25 AA14 VSS_250 VSS_343 AA3
AC36 VSS_73 VSS_170 P25 U14 VSS_251 VSS_344 G3
C36 VSS_74 VSS_171 K25 K14 VSS_252 VSS_345 AT2
B36 VSS_75 VSS_172 H25 H14 VSS_253 VSS_346 AR2
BA35 VSS_76 VSS_173 E25 E14 VSS_254 VSS_347 AP2
AV35 VSS_77 VSS_174 D25 AV13 VSS_255 VSS_348 AK2
AR35 VSS_78 VSS_175 A25 AR13 VSS_256 VSS_349 AJ2
AH35 VSS_79 VSS_176 BA24 AN13 VSS_257 VSS_350 AD2
AB35 VSS_80 VSS_177 AU24 AM13 VSS_258 VSS_351 AB2
AA35 VSS_81 VSS_178 AL24 AL13 VSS_259 VSS_352 Y2
Y35 VSS_82 VSS_179 AW23 AG13 VSS_260 VSS_353 U2
W35 VSS_83 P13 VSS_261 VSS_354 T2
V35 VSS_84 F13 VSS_262 VSS_355 N2
T35 VSS_85 D13 VSS_263 VSS_356 J2
R35 VSS_86 B13 VSS_264 VSS_357 H2
P35 VSS_87 AY12 VSS_265 VSS_358 F2
N35 VSS_88 AC12 VSS_266 VSS_359 C2
M35 VSS_89 K12 VSS_267 VSS_360 AL1
L35 VSS_90 H12 VSS_268
J35 VSS_91 E12 VSS_269
H35 VSS_92 AD11 VSS_270
G35 VSS_93 AA11 VSS_271
F35 VSS_94 Y11 VSS_272
D35 VSS_95
AN34 Calistoga
VSS_96

Calistoga

A A

QUANTA
Title
COMPUTER
Calistoga (VSS)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 10 of 54


5 4 3 2 1
1 2 3 4 5 6 7 8

+RTC_CELL 32.768KHZ R278 10M


2 1 +3.3V_RUN

W1
1

2
A A
R593 0

2
ICH_RTCX1 1 4 1 2 ICH_RTCX2
R519 R277 R523 R508 R263
1M 332K/F 20K 2 3 10K 10K

1
2

1
ICH_RTCRST# C346 32.768KHZ C347

1
SM_INTRUDER# 15P_50V 15P_50V SIO_A20GATE

2
1 SM_INTVRMEN SIO_RCIN#

1
R293 C785
0_NC 1U_10V

2
Pop R277 & no pop R293 +1.05V_VCCP
2

to enable internal VR.

2
U25A R497
ICH_RTCX1 AB1 AA6 56
RTXC1 LAD0 LPC_LAD0 29,30,38
ICH_RTCX2 AB2 AB5
RTCX2 LAD1 LPC_LAD1 29,30,38
AC4

LPC
RTC
LPC_LAD2 29,30,38

1
R292 1 ACZ_BIT_CLK ICH_RTCRST# LAD2
28 ICH_AZ_MDC_BITCLK 2 33 AA3 RTCRST# LAD3 Y6 LPC_LAD3 29,30,38
R291 1 2 33 H_FERR#
36 ICH_AZ_CODEC_BITCLK
SM_INTRUDER# Y5 AC3
INTRUDER# LDRQ0# LPC_LDRQ0# 30
SM_INTVRMEN W4 AA5
INTVRMEN LDRQ1#/GPIO23 LPC_LDRQ1# 30
2

C350 C349 W1 AB3


T39 PAD EE_CS LFRAME# LPC_LFRAME# 29,30,38
B 27P_50V_NC 27P_50V_NC Y1 B
T40 PAD
1

EE_SHCLK SIO_A20GATE
T46 PAD Y2 EE_DOUT A20GATE AE22 SIO_A20GATE 29 Depop R258 if the MCH is driving
T45 PAD W3 EE_DIN A20M# AH28 H_A20M# 3 CPUSLP# to the CPU. Place the
R286 1 2 33 ACZ_SYNC V3 AG27 H_CPUSLP#_L 1 2
resistors from ICH & MCH close
28 ICH_AZ_MDC_SYNC T41 PAD LAN_CLK CPUSLP# H_CPUSLP# 3,5
36 ICH_AZ_CODEC_SYNC
R285 1 2 33 R501 0 R258 0_NC together minimize stubs for either
R283 1 2 33 ACZ_RST# U3 AF24 1 2 pop option.

LAN
CPU
28 ICH_AZ_MDC_RST# T38 PAD LAN_RSTSYNC TP1/DPRSTP# H_DPRSTP# 3,47
R284 1 2 33 AH25
36 ICH_AZ_CODEC_RST# TP2/DPSLP# H_DPSLP# 3
R289 1 2 33 ACZ_SDOUT U5
28 ICH_AZ_MDC_SDOUT T89 PAD LAN_RXD0
R290 1 2 33 V4 AG26 H_FERR#
36 ICH_AZ_CODEC_SDOUT T47 PAD LAN_RXD1 FERR# H_FERR# 3
T90 PAD T5 LAN_RXD2
GPIO49/CPUPWRGD AG24 H_PWRGOOD 3
Place all series terms close to ICH7 except for SDIN input T79 PAD U7 LAN_TXD0
lines,which should be close to source.Placement of R292, R286, T81 PAD V6 LAN_TXD1
T85 PAD V7 LAN_TXD2 IGNNE# AG22 H_IGNNE# 3
R283 & R289 should equal distance to the T split trace point as AG21
R291, R285, R284 & R290 respective. Basically,keep the same ACZ_BIT_CLK INIT3_3V#
U1 ACZ_BIT_CLK INIT# AF22 H_INIT# 3
ACZ_SYNC

AC-97/AZALIA
distance from T for all series termination resistors. R6 ACZ_SYNC INTR AF25 H_INTR 3
ACZ_RST# R5 AG23 SIO_RCIN#
ACZ_RST# RCIN# SIO_RCIN# 29

36 ICH_AZ_CODEC_SDIN0 T2 ACZ_SDIN0 NMI AH24 H_NMI 3


28 ICH_AZ_MDC_SDIN1 T3 ACZ_SDIN1 SMI# AF23 H_SMI# 3
T44 PAD T1 ACZ_SDIN2
STPCLK# AH22 H_STPCLK# 3
ACZ_SDOUT T4 ACZ_SDOUT THERMTRIP#_ICH
THERMTRIP# AF26
C783 2 1 3900P_25V SATA_TX0-_C AF18
24 SATA_TX0- 34 SATA_ACT# SATALED# IDE_DD[0..15]
IDE_DD[0..15] 24
C784 2 1 3900P_25V SATA_TX0+_C AF3 AB15 IDE_DD0
C 24 SATA_TX0+ 24 SATA_RX0- SATA0RXN DD0 C
AE3 AE14 IDE_DD1
24 SATA_RX0+ SATA0RXP DD1
SATA_TX0-_C AG2 AG13 IDE_DD2
SATA_TX0+_C SATA0TXN DD2 IDE_DD3
Distance between the ICH-7 M and cap on the "P" AH2 SATA0TXP DD3 AF13
signal should be identical distance between the AD14 IDE_DD4
DD4 IDE_DD5
AF7 SATA2RXN DD5 AC13
ICH-6 M and cap on the "N" signal for same pair. AE7 AD12 IDE_DD6
SATA2RXP DD6 IDE_DD7 +1.05V_VCCP
AG6 SATA2TXN DD7 AC12
AH6 AE12 IDE_DD8
SATA2TXP DD8

2
AF12 IDE_DD9
DD9 IDE_DD10 R498
AF1 AB13
SATA

17 CLK_PCIE_SATA# SATA_CLKN DD10


AE1 AC14 IDE_DD11 56
17 CLK_PCIE_SATA SATA_CLKP DD11
AF14 IDE_DD12
R270 24.9/F DD12 IDE_DD13
Place within 500mils AH10 AH13

1
SATARBIASN DD13
of ICH7 ball 2 1 SATABIAS AG10 SATARBIASP DD14 AH14 IDE_DD14 THERMTRIP#_ICH
AC15 IDE_DD15
DD15

2
IDE_DA0
24 IDE_DIOR# AF15
AH15
DIOR# IDE DA0 AH17
AE17 IDE_DA1
IDE_DA0 24
C739
24 IDE_DIOW# DIOW# DA1 IDE_DA1 24
AF16 AF17 IDE_DA2 0.1U_10V_NC
24 IDE_DDACK# IDE_DA2 24

1
DDACK# DA2
24 IDE_IRQ AH16 IDEIRQ
AG16 AE16 IDE_DCS1#
24 IDE_DIORDY IORDY DCS1# IDE_DCS1# 24
AE15 AD16 IDE_DCS3#
24 IDE_DDREQ DDREQ DCS3# IDE_DCS3# 24
R498 & C739 should be placed as
R268 8.2K ICH7-M close as possable to ICH ball.
+3.3V_RUN 2 1

D D

QUANTA
Title
COMPUTER
ICH7-M (CPU,IDE,SATA,LPC,AC97)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 11 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

U25D
Place TX DC blocking caps close ICH7. 27 PCIE_RX1- F26 PERn1 DMI0RXN V26 DMI_MTX_IRX_N0 6
F25 V25

Direct Media Interface


27 PCIE_RX1+ PERp1 DMI0RXP DMI_MTX_IRX_P0 6
C729 1 2 0.1U_10V PCIE_TXN1_C PCIE_TXN1_C E28 U28
27 PCIE_TX1- PETn1 DMI0TXN DMI_MRX_ITX_N0 6
MiniWWAN PCIE_TXP1_C E27 U27
PETp1 DMI0TXP DMI_MRX_ITX_P0 6
C730 1 2 0.1U_10V PCIE_TXP1_C
27 PCIE_TX1+
27 PCIE_RX2- H26 PERn2 DMI1RXN Y26 DMI_MTX_IRX_N1 6
C731 1 2 0.1U_10V PCIE_TXN2_C H25 Y25
27 PCIE_TX2- 27 PCIE_RX2+ PERp2 DMI1RXP DMI_MTX_IRX_P1 6
PCIE_TXN2_C G28 W28
PETn2 DMI1TXN DMI_MRX_ITX_N1 6
C732 1 2 0.1U_10V PCIE_TXP2_C MiniWLAN PCIE_TXP2_C G27 W27
27 PCIE_TX2+ PETp2 DMI1TXP DMI_MRX_ITX_P1 6

PCI-Express
C733 1 2 0.1U_10V PCIE_TXN3_C K26 AB26
38 PCIE_TX3- 38 PCIE_RX3- PERn3 DMI2RXN DMI_MTX_IRX_N2 6
A 38 PCIE_RX3+ K25 PERp3 DMI2RXP AB25 DMI_MTX_IRX_P2 6 A
C734 1 2 0.1U_10V PCIE_TXP3_C PCIE_TXN3_C J28 AA28
38 PCIE_TX3+ PETn3 DMI2TXN DMI_MRX_ITX_N2 6
Giga Bit LOM PCIE_TXP3_C J27 AA27
PETp3 DMI2TXP DMI_MRX_ITX_P2 6
C735 1 2 0.1U_10V PCIE_TXN4_C
26 PCIE_TX4-
26 PCIE_RX4- M26 PERn4 DMI3RXN AD25 DMI_MTX_IRX_N3 6
C736 1 2 0.1U_10V PCIE_TXP4_C M25 AD24
26 PCIE_TX4+ 26 PCIE_RX4+ PERp4 DMI3RXP DMI_MTX_IRX_P3 6
PCIE_TXN4_C L28 AC28
PETn4 DMI3TXN DMI_MRX_ITX_N3 6
Express Card PCIE_TXP4_C L27 AC27
PETp4 DMI3TXP DMI_MRX_ITX_P3 6
+3.3V_SUS P26 AE28
PERn5 DMI_CLKN CLK_PCIE_ICH# 17
Place series terms close P25 PERp5 DMI_CLKP AE27 CLK_PCIE_ICH 17
to source. N28 PETn5
N27 C25 R500 24.9/F
PETp5 DMI_ZCOMP DMI_COMP
DMI_IRCOMP D25 2 1 +1.5V_RUN Place within 500mils of ICH7

1
T25 PERn6
R515 R281 R287 T24 F1 USBP0- 26 Express Card
10K 10K 10K PERp6 USBP0N
R28 PETn6 USBP0P F2 USBP0+ 26
R27 PETp6 USBP1N G4 USBP1- 30 ECE_USB[0]
G3 USBP1+ 30

2
R288 1 USBP1P
29 ICH_EC_SPI_CLK 2 47 R2 SPI_CLK USBP2N H1 USBP2- 26 SmartCard
29,32 SPI_CS# P6 SPI_CS# USBP2P H2 USBP2+ 26
P1 J4 USBP3- 31 Ext Side Top

SPI
SPI_ARB USBP3N
USBP3P J3 USBP3+ 31
R282 1 2 47 P5 K1 USBP4- 31 Ext Side Bottom
29 ICH_EC_SPI_DO SPI_MOSI USBP4N
P2 K2 USBP4+ 31

USB
29 ICH_EC_SPI_DIN SPI_MISO USBP4P
USBP5N L4 USBP5- 31 Power USB
OC0# D3 L5 USBP5+ 31
OC1# OC0# USBP5P
C4 OC1# USBP6N M1 USBP6- 31 Ext Back Bottom
OC2# D5 M2 USBP6+ 31
USB_OC3_4# OC2# USBP6P
+3.3V_SUS 31 USB_OC3_4# D4 OC3# USBP7N N4 USBP7- 41 Dock
B E5 OC4# USBP7P N3 USBP7+ 41 B
RP22 USB_OC5_6#
31 USB_OC5_6# C3 OC5#/GPIO29
USB_OC3_4# 6 5 A2 D2
OC0# OC7# OC6#/GPIO30 USBRBIAS# USBRBIAS
7 4 B3 OC7#/GPIO31 USBRBIAS D1
OC2# 8 3
OC1# 9 2 USB_OC5_6# ICH7-M PCI Pullups +3.3V_RUN
OC7# RP21
+3.3V_SUS 10 1

2
Short D2 and D1 at the package PCI_PLOCK# 6 5
and keep length to less than R280 7 4 PCI_REQ4#
10P8R-10K
22.6/F 8 3 PCI_DEVSEL#
500mils. Trace Impedance PCI_REQ5# 9 2 PCI_SERR#
should be 60ohms +/- 15%. 10 1 PCI_PERR#

1
+3.3V_RUN

10P8R-8.2K
+3.3V_RUN
RP52
ICH_GPIO2_PIRQE# 6 5
ICH_GPIO4_PIRQG# 7 4 PCI_FRAME#
ICH_GPIO5_PIRQH# 8 3 PCI_TRDY#
ICH_GPIO3_PIRQF# 9 2 PCI_STOP#
10 1 PCI_REQ3#
+3.3V_RUN
U25B GNT5# GNT4# 10P8R-8.2K
PCI_AD0 E18 D7 PCI_REQ0# +3.3V_RUN
AD0 REQ0# PCI_REQ0# 41 RP20
PCI_AD1 PCI_GNT0# LPC 11 No stuff No stuff
PCI_AD2
C18
A16
AD1 PCI GNT0# E7
C16 PCI_REQ1#
PCI_GNT0# 40
PCI_PIRQD# 6 5
AD2 REQ1# PCI_REQ1# 25
PCI_AD3 F18 D16 PCI_GNT1# PCI 10 No stuff Stuff PCI_REQ0# 7 4 PCI_PIRQC#
AD3 GNT1# PCI_GNT1# 25
PCI_AD4 E16 C17 PCI_REQ2# PCI_IRDY# 8 3 PCI_PIRQB#
PCI_AD5 AD4 REQ2# PCI_GNT2# PCI_REQ2# PCI_PIRQA#
A18 AD5 GNT2# D17 PAD T77 SPI 01 Stuff No stuff 9 2
PCI_AD6 E17 E13 PCI_REQ3# 10 1 PCI_REQ1#
C
PCI_AD7 AD6 REQ3# PCI_GNT3# +3.3V_RUN C
A17 AD7 GNT3# F13 PAD T78
PCI_AD8 A15 A13 PCI_REQ4#
AD8 REQ4#/GPIO22 10P8R-8.2K
PCI_AD9 C14 A14 PCI_GNT4#
AD9 GNT4#/GPIO48 PCI_GNT4#
PCI_AD10 E14 C8 PCI_REQ5#
PCI_AD11 AD10 GPIO1/REQ5# PCI_GNT5#
D14 AD11 GPIO17/GNT5# D8 PCI_GNT5#
PCI_AD12 B12 AD12
2

PCI_AD13 C13 B15 +3.3V_SUS Add Buffers as needed for


AD13 C/BE0# PCI_C_BE0# 25,40
PCI_AD14 G15 C12 CLK_PCI_ICH C337 Loading and fanout concerns.
AD14 C/BE1# PCI_C_BE1# 25,40
PCI_AD15 G13 D12 R513 R269 1 2
AD15 C/BE2# PCI_C_BE2# 25,40

2
PCI_AD16 E12 C15 1K 1K_NC
AD16 C/BE3# PCI_C_BE3# 25,40
PCI_AD17 C11 0.047U_10V
1

AD17

5
PCI_AD18 D11 A7 PCI_IRDY# R512 U24
AD18 IRDY# PCI_IRDY# 25,40
PCI_AD19 A11 E10 10_NC 2
AD19 PAR PCI_PAR 25,40
PCI_AD20 A10 B18 PCI_RST#_G 4 PCI_RST# 25,26,40

2 1
PCI_AD21 AD20 PCIRST# PCI_DEVSEL# PCI_RST#_G
F11 AD21 DEVSEL# A12 PCI_DEVSEL# 25,40 1
PCI_AD22 F10 C9 PCI_PERR#
AD22 PERR# PCI_PERR# 25,40
PCI_AD23 E9 E11 PCI_PLOCK# C761 7SH32
AD23 PLOCK# PCI_PLOCK# 40
PCI_AD24 D9 B10 PCI_SERR# 8.2P_16V_NC
PCI_SERR# 25,40

1
PCI_AD25 AD24 SERR# PCI_STOP# +3.3V_SUS
B9 AD25 STOP# F15 PCI_STOP# 25,40
PCI_AD26 A8 F14 PCI_TRDY# C336
AD26 TRDY# PCI_TRDY# 25,40
PCI_AD27 A6 F16 PCI_FRAME# Reserved for EMI. 1 2
AD27 FRAME# PCI_FRAME# 25,40
PCI_AD28 C7 Place resister and cap
PCI_AD29 AD28
B6 AD29 PLTRST# C26 PCI_PLTRST# 0.047U_10V
close to ICH.

5
PCI_AD30 E6 A9 CLK_PCI_ICH U23
AD30 PCICLK CLK_PCI_ICH 17
25,40 PCI_AD[0..31] PCI_AD31 D6 B19 2
AD31 PME# ICH_PME# 30
4 PLTRST# 6,13,26,27,29,30,38
DOCK REQ0 GNT0 PIRQA PCI_PLTRST#
PCI_PIRQA# A3
Interrupt I/F G8 ICH_GPIO2_PIRQE#
1
40 PCI_PIRQA# PIRQA# GPIO2/PIRQE#
PCI_PIRQB# B4 F7 ICH_GPIO3_PIRQF# Cardbus or 7SH32
T34 PAD PIRQB# GPIO3/PIRQF#
D PCI_PIRQC# C5 F8 ICH_GPIO4_PIRQG# REQ1 GNT1 PIRQD D
T35 PAD
PCI_PIRQD# B5
PIRQC# GPIO4/PIRQG#
G7 ICH_GPIO5_PIRQH# Cardbus/1394
25 PCI_PIRQD# PIRQD# GPIO5/PIRQH#
PIRQC
MISC 1394/MediaCard REQ2 GNT2
T88
T87
PAD
PAD
AE5
AD5
RSVD[1] RSVD[6] AE9
AG8
PAD
PAD
T80
T84
PIRQD
QUANTA
RSVD[2] RSVD[7]
T37
T36
PAD
PAD
AG4
AH4
AD9
RSVD[3]
RSVD[4]
RSVD[8]
RSVD[9]
AH8
F21
AH20
LOM(4401) REQ3 GNT3 PIRQB
Title
COMPUTER
T83 PAD RSVD[5] MCH_SYNC# MCH_ICH_SYNC# 6
ICH7-M (USB,DMI,PCIE,PCI)
ICH7-M
Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 12 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

A +3.3V_RUN A
2

R267
8.2K
Place these close to ICH7.
1

CLKRUN#
1

CLK_ICH_48M

1
R266 +3.3V_SUS +3.3V_RUN
10_NC R279
10_NC
2

1 2
Option to " Disable " R259 R260
clkrun. Pulling it down 10K 10K R264
8.2K C344
will keep the clks 4.7P_50V_NC

2
running. U25C R265 10K_NC Reserved for
ICH_SMBCLK C22 AF19 1 2 debug.
17,26,27,38 ICH_SMBCLK SMBCLK GPIO21/SATA0GP
ICH_SMBDATA B22 AH18

SMB
17,26,27,38 ICH_SMBDATA SMBDATA GPIO19/SATA1GP

SATA
LINKALERT#

GPIO
A26 LINKALERT# GPIO36/SATA2GP AH19
ICH_SMLINK0 B25 AE19 CLK_ICH_14M
ICH_SMLINK1 SMLINK0 GPIO37/SATA3GP
A25 SMLINK1

1
AC1 CLK_ICH_14M
CLK14 CLK_ICH_14M 17

Clocks
+3.3V_SUS R574 2 1 8.2K ICH_RI# A28 B2 CLK_ICH_48M
+3.3V_SUS RI# CLK48 CLK_ICH_48M 17
R522
B A19 C20 ICH_SUSCLK 10_NC B
36 SPKR SPKR SUSCLK PAD T75
2

A27

1 2
SUS_STAT#
3,29 ITP_DBRESET# A22 SYS_RST# SLP_S3# B24 SIO_SLP_S3# 29
R506 D23
SLP_S4# PAD T73
680 AB18 F22 C782
6 PM_BMBUSY# GPIO0/BM_BUSY# SLP_S5# SIO_SLP_S5# 29
4.7P_50V_NC
1

2
SMBALERT# B23 AA4 ICH_PWRGD
GPIO11/SMBALERT# PWROK ICH_PWRGD 6,42

Power MGT
ICH_PCIE_WAKE# AC20 AC22 DPRSLPVR
17 H_STP_PCI# GPIO18/STPPCI# GPIO16/DPRSLPVR DPRSLPVR 6,47
17 H_STP_CPU# AF21

GPIO
GPIO20/STPCPU# ICH_BATLOW# R573 2
PCIe wake event. C21 1 8.2K +3.3V_SUS

SYS
TP0/BATLOW#
22 LCD_TST A21 GPIO26
PWRBTN# C23 SIO_PWRBTN# 29 SIO_PWRBTN# has internal
B21 pullup in ICH7. ICH_PWRGD
T99 PAD GPIO27
E23 DPRSLPVR
24 IDE_RST_MOD GPIO28
C19 SUSPWROK
+3.3V_RUN LAN_RST# PLTRST# 6,12,26,27,29,30,38
CLKRUN# AG18
25,29,30 CLKRUN# GPIO32/CLKRUN#

2
Y4 SUSPWROK
RSMRST# SUSPWROK 35,42
BT_RADIO_DIS# AC19 R520 R499 R521
33 BT_RADIO_DIS# GPIO33/AZ_DOCK_EN#
U2 E20 SIO_EXT_SCI# 10K_NC 100K 10K
T43 PAD GPIO34/AZ_DOCK_RST# GPIO9 SIO_EXT_SCI# 29
2

GPIO10 A20 PAD T33


ICH_PCIE_WAKE# F20 F19
26,30 ICH_PCIE_WAKE# USB_IDE# 24

1
R509 R598 IRQ_SERIRQ WAKE# GPIO12 RSVD_HDD_DET#
25,29,30,38 IRQ_SERIRQ AH21 SERIRQ GPIO13 E19 PAD T94
10K 10K SIO_THRM# AF20 R4 HDDC_EN# 24
29 SIO_THRM# THRM# GPIO14
E22 MODC_EN# 24
1

LAMP_STAT# IMVP_PWRGD GPIO15


42,47 IMVP_PWRGD AD22 VRMPWRGD GPIO24 R3 PAD T91
BT_RADIO_DIS# R599 0 D20 PAD T76
SIO_EXT_WAKE# 1 GPIO25
29 SIO_EXT_WAKE# 2 AC21 GPIO6 GPIO35 AD21 SATA_CLKREQ# 17
LAMP_STAT#
+3.3V_SUS 22 LAMP_STAT#
SIO_EXT_SMI#
AC18
E21
GPIO7 GPIO GPIO38 AD20
AE20 WWAN_RADIO_DIS#
PLTRST_DELAY# 18
C 29 SIO_EXT_SMI# GPIO8 GPIO39 WWAN_RADIO_DIS# 27 C

ICH7-M +3.3V_RUN
2

RP19
IRQ_SERIRQ 7 8
R505 5 6
10K WWAN_RADIO_DIS# 3 4
1 2
1

SIO_EXT_SMI# +3.3V_RUN
R507 8.2K_NC 8P4R-10K
1 2 SIO_THRM#
+3.3V_SUS
R504 10K_NC
RP18 2 1 SIO_EXT_WAKE#
7 8 SIO_EXT_SCI#
5 6 No Stuff since EC is push-pull.
3 4 LINKALERT#
1 2 SMBALERT#

8P4R-10K

+3.3V_SUS

RP17
3 4 ICH_SMBDATA
1 2 ICH_SMBCLK

4P2R-2.2K

D D

QUANTA
Title
COMPUTER
ICH7-M (PM,GPIO,SMB)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 13 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

U25E
A4 VSS[1] VSS[98] P28
A23 VSS[2] VSS[99] R1
R510 100 B1 R11
VSS[3] VSS[100]
+5V_RUN 1 2 B8 VSS[4] VSS[101] R12
B11 VSS[5] VSS[102] R13
D19 U25F B14 R14
ICH_V5REF_RUN VSS[6] VSS[103]
+3.3V_RUN 2 1 G10 V5REF[1] Vcc1_05[1] L11 +1.05V_VCCP B17 VSS[7] VSS[104] R15
Vcc1_05[2] L12 B20 VSS[8] VSS[105] R16

1
CH751H-40HPT AD17 L14 B26 R17
V5REF[2] Vcc1_05[3] VSS[9] VSS[106]

1
C750 L16 C749 C760 + C323 B28 R18
0.1U_10V Vcc1_05[4] 0.1U_10V 1U_10V 330U_2.5V VSS[10] VSS[107]
F6 L17 C2 T6

1
A V5REF_Sus Vcc1_05[5] VSS[11] VSS[108] A
L18 C6 T12

2
Vcc1_05[6] VSS[12] VSS[109]
AA22 Vcc1_5_B[1] Vcc1_05[7] M11 C27 VSS[13] VSS[110] T13
AA23 Vcc1_5_B[2] Vcc1_05[8] M18 D10 VSS[14] VSS[111] T14

CORE
AB22 Vcc1_5_B[3] Vcc1_05[9] P11 D13 VSS[15] VSS[112] T15
AB23 Vcc1_5_B[4] Vcc1_05[10] P18 D18 VSS[16] VSS[113] T16
R517 10 AC23 T11 D21 T17
Vcc1_5_B[5] Vcc1_05[11] VSS[17] VSS[114]
+5V_SUS 1 2 AC24 Vcc1_5_B[6] Vcc1_05[12] T18 D24 VSS[18] VSS[115] U4
AC25 Vcc1_5_B[7] Vcc1_05[13] U11 E1 VSS[19] VSS[116] U12
D20 AC26 U18 E2 U13
ICH_V5REF_SUS Vcc1_5_B[8] Vcc1_05[14] VSS[20] VSS[117]
+3.3V_SUS 2 1 AD26 Vcc1_5_B[9] Vcc1_05[15] V11 E4 VSS[21] VSS[118] U14
AD27 Vcc1_5_B[10] Vcc1_05[16] V12 E8 VSS[22] VSS[119] U15
CH751H-40HPT 2 AD28 Vcc1_5_B[11] Vcc1_05[17] V14 +3.3V_SUS E15 VSS[23] VSS[120] U16
C772 D26 V16 F3 U17
Vcc1_5_B[12] Vcc1_05[18] VSS[24] VSS[121]

2
0.1U_10V D27 V17 F4 U24
1

Vcc1_5_B[13] Vcc1_05[19] C777 VSS[25] VSS[122]


D28 Vcc1_5_B[14] V18 F5 U25
E24 VCC PAUX Vcc1_05[20] 0.1U_10V F12
VSS[26] VSS[123]
U26

1
Vcc1_5_B[15] VSS[27] VSS[124]
FB_60ohm+-25%_100mHz_3000mA_0.025ohm DC E25 Vcc1_5_B[16] VccSus3_3/VccLAN3_3[1] V5 F27 VSS[28] VSS[125] V2
E26 Vcc1_5_B[17] VccSus3_3/VccLAN3_3[2] V1 F28 VSS[29] VSS[126] V13
+1.5V_RUN F23 W2 G1 V15
Vcc1_5_B[18] VccSus3_3/VccLAN3_3[3] +3.3V_RUN VSS[30] VSS[127]
F24 Vcc1_5_B[19] VccSus3_3/VccLAN3_3[4] W7 G2 VSS[31] VSS[128] V24

2
L36 G22 G5 V27
+1.5VRUN_L Vcc1_5_B[20] C770 VSS[32] VSS[129]
1 2 G23 Vcc1_5_B[21] Vcc3_3/VccHDA U6 G6 VSS[33] VSS[130] V28
H22 0.1U_10V G9 W6

1
Vcc1_5_B[22] VSS[34] VSS[131]
1

BLM21PG600SN1D H23 R7 G14 W24


Vcc1_5_B[23] VccSus3_3/VccSusHDA +3.3V_SUS VSS[35] VSS[132]
2

2
+ J22 Vcc1_5_B[24] G18 VSS[36] VSS[133] W25
C334 C332 C737 C738 J23 AE23 G21 W26
Vcc1_5_B[25] V_CPU_IO[1] +1.05V_VCCP VSS[37] VSS[134]
220U_4V 0.1U_10V 0.1U_10V 0.1U_10V K22 AE26 G24 Y3
2

1
Vcc1_5_B[26] V_CPU_IO[2] VSS[38] VSS[135]

1
K23 AH26 C746 C740 C742 G25 Y24

VCCA3GP
+1.5V_RUN Vcc1_5_B[27] V_CPU_IO[3] 0.1U_10V 0.1U_10V 4.7U_10V VSS[39] VSS[136]
L22 Vcc1_5_B[28] +3_3V_IDE G26 VSS[40] VSS[137] Y27
B L23 AA7 +3.3V_RUN H3 Y28 B

2
Vcc1_5_B[29] Vcc3_3[3] VSS[41] VSS[138]
M22 Vcc1_5_B[30] Vcc3_3[4] AB12 H4 VSS[42] VSS[139] AA1
1

2
M23 Vcc1_5_B[31] Vcc3_3[5] AB20 H5 VSS[43] VSS[140] AA24
N22 AC16 C758 H24 AA25
R253 Vcc1_5_B[32] Vcc3_3[6] 0.1U_10V VSS[44] VSS[141]
N23 AD13 H27 AA26

1
Vcc1_5_B[33] Vcc3_3[7] VSS[45] VSS[142]

IDE
0.5/F P22 AD18 H28 AB4
Vcc1_5_B[34] Vcc3_3[8] VSS[46] VSS[143]
P23 AG12 J1 AB6
2 2

Vcc1_5_B[35] Vcc3_3[9] VSS[47] VSS[144]


FB_600ohm+-25%_100mHz R22 Vcc1_5_B[36] Vcc3_3[10] AG15 J2 VSS[48] VSS[145] AB11
R23 AG19 J5 AB14
_200mA_0.5ohm DC R24
Vcc1_5_B[37] Vcc3_3[11]
+3_3V_PCI J24
VSS[49] VSS[146]
AB16
L37 Vcc1_5_B[38] VSS[50] VSS[147]
R25 Vcc1_5_B[39] Vcc3_3[12] A5 +3.3V_RUN J25 VSS[51] VSS[148] AB19
BLM11A601S R26 B13 J26 AB21
Vcc1_5_B[40] Vcc3_3[13] VSS[52] VSS[149]

2
T22 Vcc1_5_B[41] Vcc3_3[14] B16 K24 VSS[53] VSS[150] AB24
T23 B7 C756 C767 C762 K27 AB27
1

+1.5V_DMIPLL Vcc1_5_B[42] Vcc3_3[15] 0.1U_10V 0.1U_10V 0.1U_10V VSS[54] VSS[151]


T26 C10 K28 AB28

1
Vcc1_5_B[43] Vcc3_3[16] VSS[55] VSS[152]

PCI
T27 Vcc1_5_B[44] Vcc3_3[17] D15 L13 VSS[56] VSS[153] AC2
T28 Vcc1_5_B[45] Vcc3_3[18] F9 L15 VSS[57] VSS[154] AC5
2

U22 Vcc1_5_B[46] Vcc3_3[19] G11 L24 VSS[58] VSS[155] AC9


C328 C333 U23 G12 L25 AC11
10U_6.3V 0.01U_25V Vcc1_5_B[47] Vcc3_3[20] VSS[59] VSS[156]
V22 G16 L26 AD1
1

Vcc1_5_B[48] Vcc3_3[21] VSS[60] VSS[157]


V23 Vcc1_5_B[49] M3 VSS[61] VSS[158] AD3
W22 Vcc1_5_B[50] VccRTC W5 +RTC_CELL M4 VSS[62] VSS[159] AD4
W23 Vcc1_5_B[51] M5 VSS[63] VSS[160] AD7

2
Y22 Vcc1_5_B[52] VccSus3_3[1] P7 M12 VSS[64] VSS[161] AD8
+3.3V_RUN Y23 C781 C771 M13 AD11
Vcc1_5_B[53] 0.1U_10V 0.1U_10V VSS[65] VSS[162]
A24 M14 AD15

1
VccSus3_3[2] VSS[66] VSS[163]
B27 Vcc3_3[1] VccSus3_3[3] C24 M15 VSS[67] VSS[164] AD19
VccSus3_3[4] D19 M16 VSS[68] VSS[165] AD23
+1.5V_RUN +1.5V_DMIPLL AG28 D22 M17 AE2
VccDMIPLL VccSus3_3[5] VSS[69] VSS[166]
C +1_5V_SATA_RX VccSus3_3[6] G19 +3.3V_SUS M24 VSS[70] VSS[167] AE4 C
+1.5V_RUN AB7 Vcc1_5_A[1] M27 VSS[71] VSS[168] AE8
1

2
AC6 Vcc1_5_A[2] VccSus3_3[7] K3 M28 VSS[72] VSS[169] AE11
R516 AC7 K4 C748 C743 N1 AE13
Vcc1_5_A[3] VccSus3_3[8] VSS[73] VSS[170]
2

0.5/F AD6 K5 0.1U_10V 0.1U_10V N2 AE18

1
Vcc1_5_A[4] VccSus3_3[9] VSS[74] VSS[171]
ARX

C741 C768 AE6 K6 N5 AE21


0.1U_10V 0.1U_10V Vcc1_5_A[5] VccSus3_3[10] VSS[75] VSS[172]
AF5 L1 N6 AE24
1 2

Vcc1_5_A[6] VccSus3_3[11] VSS[76] VSS[173]


AF6 Vcc1_5_A[7] VccSus3_3[12] L2 N11 VSS[77] VSS[174] AE25
USB

AG5 Vcc1_5_A[8] VccSus3_3[13] L3 +3.3V_SUS N12 VSS[78] VSS[175] AF2


L64 AH5 L6 N13 AF4
Vcc1_5_A[9] VccSus3_3[14] VSS[79] VSS[176]
2

2
10uH_100MA L7 N14 AF8
+3.3V_RUN VCCSATPLL VccSus3_3[15] C769 C773 VSS[80] VSS[177]
AD2 VccSATAPLL VccSus3_3[16] M6 N15 VSS[81] VSS[178] AF11
10uH+-20%_100mA M7 0.1U_10V 0.1U_10V N16 AF27
1

1
VccSus3_3[17] VSS[82] VSS[179]
AH11 N7 N17 AF28
2

VCCSATPLL Vcc3_3[2] VccSus3_3[18] VSS[83] VSS[180]


+1_5V_SATA_TX N18 VSS[84] VSS[181] AG1
+1.5V_RUN AB10 Vcc1_5_A[10] Vcc1_5_A[19] AB17 +1.5V_RUN N24 VSS[85] VSS[182] AG3
AB9 Vcc1_5_A[11] Vcc1_5_A[20] AC17 N25 VSS[86] VSS[183] AG7
2

AC10 Vcc1_5_A[12] N26 VSS[87] VSS[184] AG11


2

C778 C776 AD10 T7 P3 AG14


Vcc1_5_A[13] Vcc1_5_A[21] +1.5V_RUN VSS[88] VSS[185]
0.1U_10V 10U_6.3V C757 C763 AE10 F17 P4 AG17
+1.5V_RUN
1

Vcc1_5_A[14] Vcc1_5_A[22] VSS[89] VSS[186]


ATX

0.1U_10V 1U_10V AF10 G17 P12 AG20


1

Vcc1_5_A[15] Vcc1_5_A[23] VSS[90] VSS[187]


AF9 Vcc1_5_A[16] P13 VSS[91] VSS[188] AG25
AG9 Vcc1_5_A[17] Vcc1_5_A[24] AB8 +1.5V_RUN P14 VSS[92] VSS[189] AH1
+3.3V_SUS AH9 AC8 P15 AH3
Vcc1_5_A[18] Vcc1_5_A[25] VSS[93] VSS[190]
2

P16 VSS[94] VSS[191] AH7


E3 K7 TP_ICHVCCSUS1 C766 P17 AH12
VccSus3_3[19] VccSus1_05[1] PAD T86 0.1U_10V VSS[95] VSS[192]
P24 AH23
1

TP_ICHVCCSUS2 VSS[96] VSS[193]


+1.5V_RUN C1 VccUSBPLL VccSus1_05[2] C28 PAD T32 P27 VSS[97] VSS[194] AH27
G20 TP_ICHVCCSUS3
TP_VCCSUSLAN1 AA2 VccSus1_05[3] PAD T74 ICH7-M
T42 PAD VccSus1_05/VccLAN1_05[1]
2

D TP_VCCSUSLAN2 Y7 A1 D
VccSus1_05/VccLAN1_05[2]
Vcc1_5_A[26] +1.5V_RUN
C747 C780 T82 PAD H6
Vcc1_5_A[27]
2

0.1U_10V 0.1U_10V
USB CORE

H7
1

Vcc1_5_A[28] C764
J6
Vcc1_5_A[29]
J7 0.1U_10V QUANTA
1

Vcc1_5_A[30]
ICH7-M

Title
COMPUTER
ICH7-M (POWER,GND)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 14 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

+1.8V_SUS +1.8V_SUS +1.8V_SUS +1.8V_SUS


DDR_A_DM[0..7] 7
DDR_A_D[0..63] 7 DDR_B_DM[0..7] 7
V_DDR_MCH_REF V_DDR_MCH_REF
DDR_A_DQS[0..7] 7 DDR_B_D[0..63] 7
BOT DDR_A_DQS#[0..7] 7 TOP DDR_B_DQS[0..7] 7
DDR_A_MA[0..13] 7,16 DDR_B_DQS#[0..7] 7
JDIM2 JDIM1
DDR_B_MA[0..13] 7,16
1 VREF VSS46 2 1 VREF VSS46 2
3 4 DDR_A_D4 V_DDR_MCH_REF 3 4 DDR_B_D4
DDR_A_D0 VSS47 DQ4 DDR_A_D5 DDR_B_D0 VSS47 DQ4 DDR_B_D5 V_DDR_MCH_REF
5 DQ0 DQ5 6 5 DQ0 DQ5 6
DDR_A_D1 7 8 DDR_B_D1 7 8
DQ1 VSS15 DDR_A_DM0 DQ1 VSS15 DDR_B_DM0
9 VSS37 DM0 10 9 VSS37 DM0 10
DDR_A_DQS#0 11 12 DDR_B_DQS#0 11 12
DQS#0 VSS5 DQS#0 VSS5

1
DDR_A_DQS0 13 14 DDR_A_D6 DDR_B_DQS0 13 14 DDR_B_D6
DQS0 DQ6 DQS0 DQ6

1
A A
15 16 DDR_A_D7 C696 C698 15 16 DDR_B_D7
DDR_A_D2 VSS48 DQ7 0.1U_10V 2.2U_6.3V DDR_B_D2 VSS48 DQ7 C707 C705
17 18 17 18

2
DDR_A_D3 DQ2 VSS16 DDR_A_D12 DDR_B_D3 DQ2 VSS16 DDR_B_D12 0.1U_10V 2.2U_6.3V
19 20 19 20

2
DQ3 DQ12 DDR_A_D13 DQ3 DQ12 DDR_B_D13
21 VSS38 DQ13 22 21 VSS38 DQ13 22
DDR_A_D8 23 24 DDR_B_D8 23 24
DDR_A_D9 DQ8 VSS17 DDR_A_DM1 DDR_B_D9 DQ8 VSS17 DDR_B_DM1
25 DQ9 DM1 26 25 DQ9 DM1 26
27 VSS49 VSS53 28 27 VSS49 VSS53 28
DDR_A_DQS#1 29 30 DDR_B_DQS#1 29 30
DQS#1 CK0 M_CLK_DDR0 6 DQS#1 CK0 M_CLK_DDR3 6
DDR_A_DQS1 31 32 DDR_B_DQS1 31 32
DQS1 CK0# M_CLK_DDR#0 6 DQS1 CK0# M_CLK_DDR#3 6
33 VSS39 VSS41 34 33 VSS39 VSS41 34
DDR_A_D10 35 36 DDR_A_D14 DDR_B_D10 35 36 DDR_B_D14
DDR_A_D11 DQ10 DQ14 DDR_A_D15 DDR_B_D11 DQ10 DQ14 DDR_B_D15
37 DQ11 DQ15 38 37 DQ11 DQ15 38
39 VSS50 VSS54 40 39 VSS50 VSS54 40

PC4800 DDR2 SDRAM

PC4800 DDR2 SDRAM


41 VSS18 VSS20 42 41 VSS18 VSS20 42
DDR_A_D16 43 44 DDR_A_D20 DDR_B_D16 43 44 DDR_B_D20
DDR_A_D17 DQ16 DQ20 DDR_A_D21 DDR_B_D17 DQ16 DQ20 DDR_B_D21
45 DQ17 DQ21 46 45 DQ17 DQ21 46
47 48 R467 0 47 48
DDR_A_DQS#2 VSS1 VSS6 PM_EXTTS#0_R 1 DDR_B_DQS#2 VSS1 VSS6 PM_EXTTS#0_R
49 DQS#2 NC3 50 2 PM_EXTTS#0 6 49 DQS#2 NC3 50
DDR_A_DQS2 51 52 DDR_A_DM2 DDR_B_DQS2 51 52 DDR_B_DM2
SO-DIMM (200P)

SO-DIMM (200P)
DQS2 DM2 DQS2 DM2
53 VSS19 VSS21 54 53 VSS19 VSS21 54
DDR_A_D18 55 56 DDR_A_D22 DDR_B_D18 55 56 DDR_B_D22 +1.8V_SUS Place these Caps near So-Dimm1.
DDR_A_D19 DQ18 DQ22 DDR_A_D23 DDR_B_D19 DQ18 DQ22 DDR_B_D23
57 DQ19 DQ23 58 57 DQ19 DQ23 58
59 VSS22 VSS24 60 59 VSS22 VSS24 60
DDR_A_D24 61 62 DDR_A_D28 DDR_B_D24 61 62 DDR_B_D28
DDR_A_D25 DQ24 DQ28 DDR_A_D29 DDR_B_D25 DQ24 DQ28 DDR_B_D29
63 DQ25 DQ29 64 63 DQ25 DQ29 64

1
65 66 65 66 C249 C248 C306 C311 C309
DDR_A_DM3 VSS23 VSS25 DDR_A_DQS#3 DDR_B_DM3 VSS23 VSS25 DDR_B_DQS#3 2.2U_6.3V 2.2U_6.3V 2.2U_6.3V 2.2U_6.3V 2.2U_6.3V
67 DM3 DQS#3 68 67 DM3 DQS#3 68
69 70 DDR_A_DQS3 69 70 DDR_B_DQS3

2
NC4 DQS3 NC4 DQS3
B 71 VSS9 VSS10 72 71 VSS9 VSS10 72 B
DDR_A_D26 73 74 DDR_A_D30 DDR_B_D26 73 74 DDR_B_D30
DDR_A_D27 DQ26 DQ30 DDR_A_D31 DDR_B_D27 DQ26 DQ30 DDR_B_D31
75 DQ27 DQ31 76 75 DQ27 DQ31 76
77 VSS4 VSS8 78 77 VSS4 VSS8 78
79 80 79 80 +1.8V_SUS
6,16 DDR_CKE0_DIMMA CKE0 CKE1 DDR_CKE1_DIMMA 6,16 6,16 DDR_CKE2_DIMMB CKE0 CKE1 DDR_CKE3_DIMMB 6,16
81 VDD7 VDD8 82 81 VDD7 VDD8 82
83 NC1 A15 84 83 NC1 A15 84 Place these Caps near So-Dimm2.
DDR_A_BS2 85 86 DDR_B_BS2 85 86
7,16 DDR_A_BS2 A16_BA2 A14 7,16 DDR_B_BS2 A16_BA2 A14
87 VDD9 VDD11 88 87 VDD9 VDD11 88
DDR_A_MA12 89 90 DDR_A_MA11 DDR_B_MA12 89 90 DDR_B_MA11
A12 A11 A12 A11

1
DDR_A_MA9 91 92 DDR_A_MA7 DDR_B_MA9 91 92 DDR_B_MA7 C712 C693
DDR_A_MA8 A9 A7 DDR_A_MA6 DDR_B_MA8 A9 A7 DDR_B_MA6 2.2U_6.3V 2.2U_6.3V C711 C691 C692
93 A8 A6 94 93 A8 A6 94
95 96 95 96 2.2U_6.3V 2.2U_6.3V 2.2U_6.3V

2
DDR_A_MA5 VDD5 VDD4 DDR_A_MA4 DDR_B_MA5 VDD5 VDD4 DDR_B_MA4
97 A5 A4 98 97 A5 A4 98
DDR_A_MA3 99 100 DDR_A_MA2 DDR_B_MA3 99 100 DDR_B_MA2
DDR_A_MA1 A3 A2 DDR_A_MA0 DDR_B_MA1 A3 A2 DDR_B_MA0
101 A1 A0 102 101 A1 A0 102
103 VDD10 VDD12 104 103 VDD10 VDD12 104
DDR_A_MA10 105 106 DDR_A_BS1 DDR_B_MA10 105 106 DDR_B_BS1
A10/AP BA1 DDR_A_BS1 7,16 A10/AP BA1 DDR_B_BS1 7,16
DDR_A_BS0 107 108 DDR_A_RAS# DDR_B_BS0 107 108 DDR_B_RAS# +1.8V_SUS
7,16 DDR_A_BS0 BA0 RAS# DDR_A_RAS# 7,16 7,16 DDR_B_BS0 BA0 RAS# DDR_B_RAS# 7,16
DDR_A_WE# 109 110 DDR_B_WE# 109 110 Place these Caps near So-Dimm1.
7,16 DDR_A_WE# WE# S0# DDR_CS0_DIMMA# 6,16 7,16 DDR_B_WE# WE# S0# DDR_CS2_DIMMB# 6,16
111 VDD2 VDD1 112 111 VDD2 VDD1 112
DDR_A_CAS# 113 114 M_ODT0 DDR_B_CAS# 113 114 M_ODT2
7,16 DDR_A_CAS# CAS# ODT0 M_ODT0 6,16 7,16 DDR_B_CAS# CAS# ODT0 M_ODT2 6,16
115 116 DDR_A_MA13 115 116 DDR_B_MA13
6,16 DDR_CS1_DIMMA# S1# A13 6,16 DDR_CS3_DIMMB# S1# A13

1
117 VDD3 VDD6 118 117 VDD3 VDD6 118
M_ODT1 119 120 M_ODT3 119 120 C307 C308 C251 C250
6,16 M_ODT1 ODT1 NC2 6,16 M_ODT3 ODT1 NC2
121 122 121 122 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V

2
DDR_A_D32 VSS11 VSS12 DDR_A_D36 DDR_B_D32 VSS11 VSS12 DDR_B_D36
123 DQ32 DQ36 124 123 DQ32 DQ36 124
DDR_A_D33 125 126 DDR_A_D37 DDR_B_D33 125 126 DDR_B_D37
DQ33 DQ37 DQ33 DQ37
127 VSS26 VSS28 128 127 VSS26 VSS28 128
DDR_A_DQS#4 129 130 DDR_A_DM4 DDR_B_DQS#4 129 130 DDR_B_DM4 +1.8V_SUS
C
DDR_A_DQS4 DQS#4 DM4 DDR_B_DQS4 DQS#4 DM4 C
131 DQS4 VSS42 132 131 DQS4 VSS42 132 Place these Caps near So-Dimm2.
133 134 DDR_A_D38 133 134 DDR_B_D38
DDR_A_D34 VSS2 DQ38 DDR_A_D39 DDR_B_D34 VSS2 DQ38 DDR_B_D39
135 DQ34 DQ39 136 135 DQ34 DQ39 136
DDR_A_D35 137 138 DDR_B_D35 137 138
DQ35 VSS55 DQ35 VSS55

1
139 140 DDR_A_D44 139 140 DDR_B_D44
DDR_A_D40 VSS27 DQ44 DDR_A_D45 DDR_B_D40 VSS27 DQ44 DDR_B_D45 C713 C710 C694 C695
141 DQ40 DQ45 142 141 DQ40 DQ45 142
DDR_A_D41 143 144 DDR_B_D41 143 144 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V

2
DQ41 VSS43 DDR_A_DQS#5 DQ41 VSS43 DDR_B_DQS#5
145 VSS29 DQS#5 146 145 VSS29 DQS#5 146
DDR_A_DM5 147 148 DDR_A_DQS5 DDR_B_DM5 147 148 DDR_B_DQS5
DM5 DQS5 DM5 DQS5
149 VSS51 VSS56 150 149 VSS51 VSS56 150
DDR_A_D42 151 152 DDR_A_D46 DDR_B_D42 151 152 DDR_B_D46
DDR_A_D43 DQ42 DQ46 DDR_A_D47 DDR_B_D43 DQ42 DQ46 DDR_B_D47
153 DQ43 DQ47 154 153 DQ43 DQ47 154
155 VSS40 VSS44 156 155 VSS40 VSS44 156
DDR_A_D48 157 158 DDR_A_D52 DDR_B_D48 157 158 DDR_B_D52
DDR_A_D49 DQ48 DQ52 DDR_A_D53 DDR_B_D49 DQ48 DQ52 DDR_B_D53
159 DQ49 DQ53 160 159 DQ49 DQ53 160
161 VSS52 VSS57 162 161 VSS52 VSS57 162
163 NCTEST CK1 164 M_CLK_DDR1 6 163 NCTEST CK1 164 M_CLK_DDR2 6
165 VSS30 CK1# 166 M_CLK_DDR#1 6 165 VSS30 CK1# 166 M_CLK_DDR#2 6
DDR_A_DQS#6 167 168 DDR_B_DQS#6 167 168 +3.3V_RUN
DDR_A_DQS6 DQS#6 VSS45 DDR_A_DM6 DDR_B_DQS6 DQS#6 VSS45 DDR_B_DM6
169 DQS6 DM6 170 169 DQS6 DM6 170
171 VSS31 VSS32 172 171 VSS31 VSS32 172
DDR_A_D50 173 174 DDR_A_D54 +3.3V_RUN DDR_B_D50 173 174 DDR_B_D54
DQ50 DQ54 DQ50 DQ54

1
DDR_A_D51 175 176 DDR_A_D55 DDR_B_D51 175 176 DDR_B_D55
DQ51 DQ55 DQ51 DQ55 C242 C241
177 VSS33 VSS35 178 177 VSS33 VSS35 178
DDR_A_D56 179 180 DDR_A_D60 DDR_B_D56 179 180 DDR_B_D60 2.2U_6.3V 0.1U_10V

2
DQ56 DQ60 DQ56 DQ60
1

DDR_A_D57 181 182 DDR_A_D61 DDR_B_D57 181 182 DDR_B_D61


DQ57 DQ61 C708 C709 DQ57 DQ61
183 VSS3 VSS7 184 183 VSS3 VSS7 184
DDR_A_DM7 185 186 DDR_A_DQS#7 2.2U_6.3V 0.1U_10V DDR_B_DM7 185 186 DDR_B_DQS#7
2

DM7 DQS#7 DDR_A_DQS7 DM7 DQS#7 DDR_B_DQS7


187 VSS34 DQS7 188 187 VSS34 DQS7 188
D DDR_A_D58 189 190 DDR_B_D58 189 190 D
DDR_A_D59 DQ58 VSS36 DDR_A_D62 DDR_B_D59 DQ58 VSS36 DDR_B_D62
191 DQ59 DQ62 192 191 DQ59 DQ62 192
193 194 DDR_A_D63 193 194 DDR_B_D63
CLK_SDATA VSS14 DQ63 CLK_SDATA VSS14 DQ63 +3.3V_RUN
195 196 195 196
17
17
CLK_SDATA
CLK_SCLK
+3.3V_RUN
CLK_SCLK 197
199
SDA
SCL
VSS13
SA0 198
200 +3.3V_RUN
CLK_SCLK 197
199
SDA
SCL
VSS13
SA0 198
200 R244 2 1 10K
QUANTA
VDD(SPD) SA1 VDD(SPD) SA1
COMPUTER
2

FOX_AS0A426-M2SN-7F SMbus address A4 TYC_1775804-2


SMbus address A0 R462 R466 R245 Title
10K 10K 10K DDR2_SO-DIMM (200P) X 2
CLOCK 0,1 CLOCK 2,3
Size Document Number Rev
CKE 0,1 CKE 2,3
1

JM6 2A

Date: Thursday, September 08, 2005 Sheet 15 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

TOP
+0.9V_DDR_VTT Layout note: Place 1 cap close to every 1 R-pack terminated to SMDDR_VTERM.

A A

1
C722 C721 C723 C724 C728 C726 C725 C682 C683 C679 C680 C681 C684
0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V

2
+0.9V_DDR_VTT BOT

1
C319 C317 C235 C318 C320 C321 C322 C239 C234 C230 C231 C232 C233
0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V
2

2
B B
+0.9V_DDR_VTT
7,15 DDR_A_MA[0..13] DDR_B_MA[0..13] 7,15
RP45 RP16
DDR_A_MA7 2 1 1 2 DDR_B_MA7
DDR_A_MA11 4 3 3 4 DDR_B_MA11

4P2R-S-56 4P2R-S-56
RP44 RP15
DDR_A_MA4 2 1 1 2 DDR_B_MA4
DDR_A_MA6 4 3 3 4 DDR_B_MA6

4P2R-S-56 4P2R-S-56
RP42 RP13
7,15 DDR_A_RAS# DDR_A_RAS# 2 1 1 2 DDR_B_RAS#
DDR_B_RAS# 7,15
7,15 DDR_A_BS1 DDR_A_BS1 4 3 3 4 DDR_B_BS1
DDR_B_BS1 7,15
4P2R-S-56 4P2R-S-56
RP41 RP12
DDR_A_MA13 2 1 1 2 DDR_B_MA13
M_ODT0 4 3 3 4 M_ODT2
6,15 M_ODT0 M_ODT2 6,15
4P2R-S-56 4P2R-S-56
RP51 RP9
7,15 DDR_A_BS2 DDR_A_BS2 2 1 1 2 DDR_B_MA3
DDR_A_MA12 4 3 3 4 DDR_B_MA1

4P2R-S-56 4P2R-S-56
RP50 RP11
C C
Please these resistor DDR_A_MA9 2 1 1 2 DDR_B_MA12 Please these resistor
closely DIMMA,all DDR_A_MA8 4 3 3 4 DDR_B_MA9 closely DIMMB,all
trace length<750 mil. 4P2R-S-56 4P2R-S-56 trace length<750 mil.
RP49 RP10
DDR_A_MA5 2 1 1 2 DDR_B_MA8
DDR_A_MA3 4 3 3 4 DDR_B_MA5

4P2R-S-56 4P2R-S-56
RP48 RP8
DDR_A_MA10 2 1 1 2 DDR_B_MA10
DDR_A_BS0 4 3 3 4 DDR_B_BS0
7,15 DDR_A_BS0 DDR_B_BS0 7,15
4P2R-S-56 4P2R-S-56
RP47 RP7
DDR_A_WE# 2 1 1 2 DDR_B_WE#
7,15 DDR_A_WE# DDR_B_WE# 7,15
DDR_A_CAS# 4 3 3 4 DDR_B_CAS#
7,15 DDR_A_CAS# DDR_B_CAS# 7,15
4P2R-S-56 4P2R-S-56
RP43 RP14
DDR_A_MA0 2 1 1 2 DDR_B_MA0
DDR_A_MA2 4 3 3 4 DDR_B_MA2

4P2R-S-56 4P2R-S-56
R481 1 2 56 R206 2 1 56
6,15 M_ODT1 M_ODT3 6,15
DDR_A_MA1 R483 1 2 56 R208 2 1 56
DDR_B_BS2 7,15
R463 1 2 56 R251 2 1 56
6,15 DDR_CS0_DIMMA# DDR_CS2_DIMMB# 6,15
R482 1 2 56 R207 2 1 56
6,15 DDR_CS1_DIMMA# DDR_CS3_DIMMB# 6,15
R484 1 2 56 R209 2 1 56
6,15 DDR_CKE0_DIMMA DDR_CKE2_DIMMB 6,15
D R464 1 2 56 R250 2 1 56 D
6,15 DDR_CKE1_DIMMA DDR_CKE3_DIMMB 6,15

QUANTA
Title
COMPUTER
DDR2 RES.ARRAY

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 16 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

+3.3V_RUN +3.3V_RUN
Y4
R429 0
CLK_XTAL_IN 1 2 1 2 CLK_XTAL_OUT
2

2
14.318MHZ

1
R439 +3.3V_RUN
10K R163 C662 C661
10K 27P_50V 27P_50V CLK_3GPLLREQ# R190 2 1 10K

2
Place these termination SATA_CLKREQ# R161 2 1 10K
1

FSA 1 PCI_LOM CARD_CLK_REQ# R455 10K


to close CK410M. 14.318MHz MINI1CLK_REQ# R203
2
2
1
1 10K
2

2
A A
MINI2CLK_REQ# R188 2 1 10K
R440 R436 1 2 49.9/F
10K_NC R162 R438 1 2 49.9/F
10K_NC R444 1 2 49.9/F
R446 1 2 49.9/F U44
1

R450 1 2 49.9/F R424 1 2 15 FSC FSB FSA CPU SRC PCI


CLK_SIO_14M 30
R452 1 2 49.9/F CLK_XTAL_IN 20 22 CLKREF R159 1 2 15
X1 REF1 CLK_ICH_14M 13
0=UMA CLK_XTAL_OUT 19 1 0 1 100 100 33
X2 ICS954305 SRC1 50
1 = Disc. GRFX down 5 CLK_MCH_BCLK 3 4 RP27 MCH_BCLK 14 CPUCLK0 SRC1# 51 0 0 1 133 100 33
5 CLK_MCH_BCLK# 1 2 4P2R-S-33 MCH_BCLK# 13 CPUCLK0# CK410M+ OE1# 46
RP31 0 1 1 166 100 33
3 CLK_CPU_BCLK 3 4 RP29 CPU_BCLK 11 CPUCLK1 SRC2 52 PCIE_MINI1 2 1 CLK_PCIE_MINI1 27
1 2 4P2R-S-33 CPU_BCLK# 10 53 PCIE_MINI1# 4 3 4P2R-S-33 0 1 0 200 100 33
3 CLK_CPU_BCLK# CPUCLK1# SRC2# CLK_PCIE_MINI1# 27
CLKIREF 26
OE2# MINI1CLK_REQ# 27
3 CLK_CPU_ITP 3 4 RP32 CPU_ITP 6 SRC10 / CPU_ITP
RP33 0 0 0 266 100 33
1 2 4P2R-S-33 CPU_ITP# 5 55 PCIE_MINI2 2 1
3 CLK_CPU_ITP# SRC10# / CPU_ITP# SRC3 CLK_PCIE_MINI2 27
56 PCIE_MINI2# 4 3 4P2R-S-33 1 0 0 333 100 33
SRC3# CLK_PCIE_MINI2# 27
2

47 CLK_ENABLE# 39 VTT_PWRGD# / PD OE3# 28 MINI2CLK_REQ# 27


R447 25 RP38 1 1 0 400 100 33
13 H_STP_PCI# PCI_SRC_STOP#
475/F 24 58 PCIE_ICH 2 1
13 H_STP_CPU# CPU_STOP# SRC4 CLK_PCIE_ICH 12
59 PCIE_ICH# 4 3 4P2R-S-33 1 1 1 RSVD 100 33
SRC4# CLK_PCIE_ICH# 12
Iref=5mA, CLK_SCLK 16 57
1

R441 1 CLK_SDATA SMBCLK OE4#


Ioh=4*Iref 26 CLK_SMCARD_48M 2 15 17 SMBDAT
RP37
R442 1 2 15 60 PCIE_SATA 2 1
13 CLK_ICH_48M SRC5 CLK_PCIE_SATA 11
R443 1 2 8.2K FSA 41 61 PCIE_SATA# 4 3 4P2R-S-33
3,6 CPU_MCH_BSEL0 USB_48MHZ / FS_A SRC5# CLK_PCIE_SATA# 11
FSB 45 29
3,6 CPU_MCH_BSEL1 FS_B / TEST_MODE OE5# SATA_CLKREQ# 13
R425 1 2 8.2K FSC 23 RP36
3,6 CPU_MCH_BSEL2 REF0/FS_C / TEST_SEL
63 PCIE_EXPCARD 2 1
+3.3V_RUN SRC6 CLK_PCIE_EXPCARD 26
B R586 84.5/F CLKIREF 9 64 PCIE_EXPCARD# 4 3 4P2R-S-33 B
IREF SRC6# CLK_PCIE_EXPCARD# 26
2 1 OE6# 62 CARD_CLK_REQ# 26
2

Enable ITP 19 CLK_VGA_27M_NSS R588 2 1 147/F 27M_NSS 43 RP35


R587 2 DOT_96M/27M_NSS
Discrete 19 CLK_VGA_27M_SS 1 33 27M_SS 44 DOT_96M#/27M_SS SRC7 66 PCIE_LOM 2 1 CLK_PCIE_LOM 38
10K 67 PCIE_LOM# 4 3 4P2R-S-33
SRC7# CLK_PCIE_LOM# 38
R430 Change R588 to 147 ohm TBD and pop R586 84.5 ohm TBD pull down 47 38
LCD100_96M SS/SRC0 OE7# RP34
on R588 pin2. CLK_VGA_27M_NSS is max 1.2V. 48
1

LCD100_96M# SS/SRC0# MCH_3GPLL


SRC8 70 4 3 CLK_MCH_3GPLL 6
PCI_ICH R433 2 1 33 PCI_ICH 37 69 MCH_3GPLL# 2 1 4P2R-S-33
12 CLK_PCI_ICH PCICLK_F0 / ITP_EN SRC8# CLK_MCH_3GPLL# 6
R426 2 1 15 PCI_SIO 27 71
29 CLK_PCI_5004 PCICLK1 OE8# CLK_3GPLLREQ# 6
R427 2 1 33 PCI_PCCARD 32 RP5
25 CLK_PCI_PCCARD PCICLK2
R428 2 1 33 PCI_DOCK 33 3 PCIE_VGA 2 1
41 CLK_PCI_DOCK PCICLK3 SRC9 CLK_PCIE_VGA 18
R164 2 1 33 PCI_LOM 34 2 PCIE_VGA# 4 3 4P2R-S-33 Discrete
38 CLK_PCI_LOM PCICLK4/FCTSEL1 SRC9# CLK_PCIE_VGA# 18
R160 2 1 15 72
30 CLK_PCI_5018 OE9#
+CK_VDD_A 7 8
+CK_VDD_MAIN VDDA GNDA
12 VDDCPU POWER PLANE GNDCPU 15
1 VDDSRC_0 GNDSRC_0 68
65 VDDSRC_1
250mA ( MAX. ) GNDSRC_1 4
+3.3V_RUN 54 VDDSRC_2
49 VDDSRC_SS THEM PAD 73
L61 +CK_VDD_48 40 42
+CK_VDD_MAIN +CK_VDD_MAIN2 VDD48 GND48
1 2 36 VDDPCI_0 GNDPCI_0 31
BLM21PG600SN1D 30 35
+CK_VDD_REF VDDPCI_1 GNDPCI_1
120 ohms@100Mhz 18 VDDREF GNDREF 21
1

CLK_MCH_3GPLL R191 1 2 49.9/F


C676 C674 C670 C675 C859 C677 Place these termination CLK_MCH_3GPLL# R192 1 2 49.9/F
0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 10U_6.3V ICS_ICS954305DKLFT close to CK410M.
2

CLK_PCIE_SATA R198 1 2 49.9/F


CLK_PCIE_SATA# R197 1 2 49.9/F
C C

+3.3V_RUN CLK_PCIE_ICH R200 1 2 49.9/F


R170 2.2 CLK_PCIE_ICH# R199 1 2 49.9/F
1 2 +CK_VDD_A SMbus address D2
CLK_PCIE_LOM R194 1 2 49.9/F

2
4
CLK_PCIE_LOM# R193 1 2 49.9/F
1

These are for


C673 C217 backdrive issue. RP26 CLK_PCIE_VGA R174 1 2 49.9/F
L60 0.047U_10V 10U_6.3V 4P2R-2.2K CLK_PCIE_VGA# R179 1 2 49.9/F
2

1 2 +CK_VDD_MAIN2
2

BLM21PG600SN1D CLK_PCIE_MINI1 R202 1 2 49.9/F

1
3
Q21 CLK_PCIE_MINI1# R201 1 2 49.9/F
1

120 ohms@100Mhz 3 1 CLK_SDATA


13,26,27,38 ICH_SMBDATA CLK_SDATA 15
C659 C663 C657 CLK_PCIE_MINI2 R449 1 2 49.9/F
0.1U_10V 0.1U_10V 10U_6.3V CLK_PCIE_MINI2# R451 1 2 49.9/F
2

2N7002W-7-F
CLK_PCIE_EXPCARD R196 1 2 49.9/F
+3.3V_RUN CLK_PCIE_EXPCARD# R195 1 2 49.9/F

CLK_VGA_27M_NSS R171 1 2 49.9/F_NC


2

R431 2.2 Discrete CLK_VGA_27M_SS R169 1 2 49.9/F_NC


1 2 +CK_VDD_48 Q22
3 1 CLK_SCLK
13,26,27,38 ICH_SMBCLK CLK_SCLK 15
1

C666 C667 2N7002W-7-F


0.047U_10V 10U_6.3V
2

D
PCI_LOM = FCTSEL1 D

R432 1R FCTSEL1 PIN43 PIN44 PIN47 PIN48


1 2 +CK_VDD_REF
(PIN34)
96/ 96/
QUANTA
1

C665
0.047U_10V
0=UMA DOT96T DOT96C 100M_T 100M_C
Title
COMPUTER
2

1 = Disc. CLOCK GENERATOR

GRFX down 27Mout 27MSSout SRCT0 SRCC0 Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 17 of 54


1 2 3 4 5 6 7 8
5 4 3 2 1

U10A
6 PCIE_MTX_GRX_P[0..15]
6 PCIE_MTX_GRX_N[0..15] PART 1 OF 4
6 PCIE_MRX_GTX_N[0..15]
PCIE_MTX_GRX_P0 AF1 AD5 PCIE_MRX_GTX_C_P0
PCIE_MTX_GRX_N0 PEX_RX0P PEX_TX0P PCIE_MRX_GTX_C_N0
AG2 PEX_RX0N PEX_TX0N AD6
0.1U_10V C594
PCIE_MTX_GRX_P1 AG3 AE6 PCIE_MRX_GTX_C_P1 PCIE_MRX_GTX_N0 2 1 PCIE_MRX_GTX_C_N0
6 PCIE_MRX_GTX_P[0..15] PEX_RX1P PEX_TX1P
PCIE_MTX_GRX_N1 AG4 P AE7 PCIE_MRX_GTX_C_N1 0.1U_10V C603
PEX_RX1N PEX_TX1N PCIE_MRX_GTX_N1 PCIE_MRX_GTX_C_N1
2 1
0.1U_10V C593 PCIE_MTX_GRX_P2 AF4
C AD7 PCIE_MRX_GTX_C_P2 0.1U_10V C591
PEX_RX2P PEX_TX2P
PCIE_MRX_GTX_P0 2 1 PCIE_MRX_GTX_C_P0 PCIE_MTX_GRX_N2 AF5 PEX_RX2N I PEX_TX2N AC7 PCIE_MRX_GTX_C_N2 PCIE_MRX_GTX_N2 2 1 PCIE_MRX_GTX_C_N2
0.1U_10V C602 0.1U_10V C612
PCIE_MRX_GTX_P1 2 1 PCIE_MRX_GTX_C_P1 PCIE_MTX_GRX_P3 AG6
- AE9 PCIE_MRX_GTX_C_P3 PCIE_MRX_GTX_N3 2 1 PCIE_MRX_GTX_C_N3
PEX_RX3P PEX_TX3P
D
0.1U_10V C590 PCIE_MTX_GRX_N3 AG7 PEX_RX3N
E PEX_TX3N AE10 PCIE_MRX_GTX_C_N3 0.1U_10V C587
D
PCIE_MRX_GTX_P2 2 1 PCIE_MRX_GTX_C_P2 PCIE_MRX_GTX_N4 2 1 PCIE_MRX_GTX_C_N4
0.1U_10V C611 PCIE_MTX_GRX_P4 AF7
X AD10 PCIE_MRX_GTX_C_P4 0.1U_10V C607
PEX_RX4P PEX_TX4P
PCIE_MRX_GTX_P3 2 1 PCIE_MRX_GTX_C_P3 PCIE_MTX_GRX_N4 AF8 PEX_RX4N
P PEX_TX4N AC10 PCIE_MRX_GTX_C_N4 PCIE_MRX_GTX_N5 2 1 PCIE_MRX_GTX_C_N5
0.1U_10V C586 0.1U_10V C575
PCIE_MRX_GTX_P4 2 1 PCIE_MRX_GTX_C_P4 PCIE_MTX_GRX_P5 AG9
R AE12 PCIE_MRX_GTX_C_P5 PCIE_MRX_GTX_N6 2 1 PCIE_MRX_GTX_C_N6
PEX_RX5P PEX_TX5P
0.1U_10V C606 PCIE_MTX_GRX_N5 AG10 PEX_RX5N
E PEX_TX5N AE13 PCIE_MRX_GTX_C_N5 0.1U_10V C618
PCIE_MRX_GTX_P5 2 1 PCIE_MRX_GTX_C_P5 PCIE_MRX_GTX_N7 2 1 PCIE_MRX_GTX_C_N7
0.1U_10V C574 PCIE_MTX_GRX_P6
S PCIE_MRX_GTX_C_P6 0.1U_10V C583
AF10 PEX_RX6P PEX_TX6P AD13
PCIE_MRX_GTX_P6 2 1 PCIE_MRX_GTX_C_P6 PCIE_MTX_GRX_N6 AF11 PEX_RX6N
S PEX_TX6N AC13 PCIE_MRX_GTX_C_N6 PCIE_MRX_GTX_N8 2 1 PCIE_MRX_GTX_C_N8
0.1U_10V C615 0.1U_10V C630
PCIE_MRX_GTX_P7 2 1 PCIE_MRX_GTX_C_P7 PCIE_MTX_GRX_P7 AG12 AC15 PCIE_MRX_GTX_C_P7 PCIE_MRX_GTX_N9 2 1 PCIE_MRX_GTX_C_N9
0.1U_10V C582 PCIE_MTX_GRX_N7 PEX_RX7P I PEX_TX7P PCIE_MRX_GTX_C_N7 0.1U_10V C585
AG13 PEX_RX7N PEX_TX7N AD15
PCIE_MRX_GTX_P8 2 1 PCIE_MRX_GTX_C_P8 PCIE_MRX_GTX_N10 2 1 PCIE_MRX_GTX_C_N10
0.1U_10V C628 PCIE_MTX_GRX_P8
N PCIE_MRX_GTX_C_P8 0.1U_10V C626
AG15 PEX_RX8P PEX_TX8P AE15
PCIE_MRX_GTX_P9 2 1 PCIE_MRX_GTX_C_P9 PCIE_MTX_GRX_N8 AG16 T AE16 PCIE_MRX_GTX_C_N8 PCIE_MRX_GTX_N11 2 1 PCIE_MRX_GTX_C_N11
0.1U_10V C584 PEX_RX8N PEX_TX8N 0.1U_10V C589
PCIE_MRX_GTX_P10 PCIE_MRX_GTX_C_P10 PCIE_MTX_GRX_P9
E PCIE_MRX_GTX_C_P9 PCIE_MRX_GTX_N12 PCIE_MRX_GTX_C_N12
2 1 AF16 PEX_RX9P PEX_TX9P AC18 2 1
0.1U_10V C623 PCIE_MTX_GRX_N9 AF17 R AD18 PCIE_MRX_GTX_C_N9 0.1U_10V C637
PCIE_MRX_GTX_P11 PCIE_MRX_GTX_C_P11 PEX_RX9N PEX_TX9N PCIE_MRX_GTX_N13 PCIE_MRX_GTX_C_N13
2 1 F 2 1
0.1U_10V C588 PCIE_MTX_GRX_P10 AG18 AE18 PCIE_MRX_GTX_C_P10 0.1U_10V C581
PCIE_MRX_GTX_P12 PCIE_MRX_GTX_C_P12 PCIE_MTX_GRX_N10 PEX_RX10P A PEX_TX10P PCIE_MRX_GTX_C_N10 PCIE_MRX_GTX_N14 PCIE_MRX_GTX_C_N14
2 1 AG19 PEX_RX10N PEX_TX10N AE19 2 1
0.1U_10V C634 C 0.1U_10V C631
PCIE_MRX_GTX_P13 2 1 PCIE_MRX_GTX_C_P13 PCIE_MTX_GRX_P11 AF19 AC21 PCIE_MRX_GTX_C_P11 PCIE_MRX_GTX_N15 2 1 PCIE_MRX_GTX_C_N15
0.1U_10V C580 PCIE_MTX_GRX_N11 PEX_RX11P E PEX_TX11P PCIE_MRX_GTX_C_N11
AF20 PEX_RX11N PEX_TX11N AD21
PCIE_MRX_GTX_P14 2 1 PCIE_MRX_GTX_C_P14
0.1U_10V C629 PCIE_MTX_GRX_P12 AG21 AE21 PCIE_MRX_GTX_C_P12
PCIE_MRX_GTX_P15 PCIE_MRX_GTX_C_P15 PCIE_MTX_GRX_N12 PEX_RX12P PEX_TX12P PCIE_MRX_GTX_C_N12
2 1 AG22 PEX_RX12N PEX_TX12N AE22

PCIE_MTX_GRX_P13 AF22 AD22 PCIE_MRX_GTX_C_P13


PCIE_MTX_GRX_N13 PEX_RX13P PEX_TX13P PCIE_MRX_GTX_C_N13
C AF23 PEX_RX13N PEX_TX13N AD23 C

+1.22V_GFX_PCIE PCIE_MTX_GRX_P14 AG24 AF25 PCIE_MRX_GTX_C_P14


L51 PCIE_MTX_GRX_N14 PEX_RX14P PEX_TX14P PCIE_MRX_GTX_C_N14
AG25 PEX_RX14N PEX_TX14N AE25
1 2 G72_PLLVDD
BLM11A121S PCIE_MTX_GRX_P15 AG26 AE24 PCIE_MRX_GTX_C_P15
PEX_RX15P PEX_TX15P
1

PCIE_MTX_GRX_N15 AF27 AD24 PCIE_MRX_GTX_C_N15


C531 C498 PEX_RX15N PEX_TX15N
4.7U_6.3V 0.1U_10V R106 200
2

Clock AF13 PEX_TSTCLK 1 2


PEX_TSTCLK_OUT PEX_TSTCLK#
17 CLK_PCIE_VGA AE3 PEX_REFCLK PEX_TSTCLK_OUT# AF14
AE4 R380 0
17 CLK_PCIE_VGA# PEX_REFCLK#
PEX_RST# AC6 2 1 PLTRST_DELAY# 13 +1.22V_GFX_PCIE
PCIE Power
+VCC_GFX_CORE J9 AB10
VDD_01 PEX_IOVDD_01
M9 VDD_02 PEX_IOVDD_02 AB11

1
G72_PLLVDD N9 AB14
VDD_03 PEX_IOVDD_03 C560 C551 C544 C543 C561 C579
R9 VDD_04 PEX_IOVDD_04 AB15
1

T9 W17 0.022U_16V 0.022U_16V 0.022U_16V 10U_6.3V 1U_6.3V 4.7U_6.3V

2
C478 C485 C495 C479 C530 VDD_05 PEX_IOVDD_05
J10 VDD_06 PEX_IOVDD_06 W18
100P_50V 0.01U_16V 0.01U_16V 100P_50V 0.01U_16V J11 AB20
2

VDD_07 PEX_IOVDD_07
M11 VDD_08 PEX_IOVDD_08 AB21 PLACE NEAR BALLS PLACE NEAR GPU
N11 VDD_09
R11 VDD_10
T11 VDD_11 PEX_IOVDDQ_01 AA4
L12 AB5 +1.22V_GFX_PCIE
VDD_12 PEX_IOVDDQ_02
1

M12 VDD_13 PEX_IOVDDQ_03 AB6


C493 C505 C515 C529 C503 T12 AB7
220P_50V 100P_50V 220P_50V 100P_50V 1U_6.3V VDD_14 PEX_IOVDDQ_04
U12 AB8
2

VDD_15 PEX_IOVDDQ_05

1
B B
L13 VDD_16 PEX_IOVDDQ_06 AB9
M13 AC9 C542 C546 C550 C541 C562 C578
VDD_17 PEX_IOVDDQ_07 10U_6.3V 0.022U_16V 0.1U_10V 0.1U_10V 1U_6.3V 4.7U_6.3V
T13 AC11

2
VDD_18 PEX_IOVDDQ_08
U13 VDD_19 PEX_IOVDDQ_09 AB12
W13 VDD_20 PEX_IOVDDQ_10 AC12
1

M14 VDD_21 PEX_IOVDDQ_11 AB13 PLACE NEAR BALLS


C536 C502 C521 C519 C532 T14 AB16
220P_50V 0.01U_16V 220P_50V 220P_50V 10U_6.3V VDD_22 PEX_IOVDDQ_12
L15 AC16
2

VDD_23 PEX_IOVDDQ_13
M15 VDD_24 PEX_IOVDDQ_14 AB17
T15 VDD_25 PEX_IOVDDQ_15 AC17
U15 VDD_26 PEX_IOVDDQ_16 AB18
W15 VDD_27 PEX_IOVDDQ_17 AB19 +VCC_GFX_CORE
L16 VDD_28 PEX_IOVDDQ_18 AC19
1

1
PLACE NEAR BALLS M16 VDD_29 PEX_IOVDDQ_19 AC20
C497 C514 T16 C506 C518 C501
10U_6.3V 10U_6.3V VDD_30 220P_50V 0.01U_16V 0.1U_10V
U16
2

2
VDD_31
W16 VDD_32 VDD_LP_01 W9
M17 VDD_33 VDD_LP_02 W10
N17 VDD_34 VDD_LP_03 W11
R17 VDD_35 VDD_LP_04 W12
T17 +3.3V_RUN
+1.22V_GFX_PCIE VDD_36
L54 J12
PEX_PLL_AVDD VDD33_01
1 2 Y6 PEX_PLLAVDD VDD33_02 F13
1

1
BLM11A121S J13
VDD33_03
1

F14 C477 C488 C469 C483


C571 C568 C569 C540 C528 PEX_PLL_DVDD AA5 VDD33_04 0.1U_10V 4700P_25V 0.022U_16V 1U_6.3V
J15
2

2
4.7U_6.3V 1U_6.3V 1U_6.3V 0.1U_10V 0.01U_16V PEX_PLLDVDD VDD33_05
J16
2

VDD33_06
A
NC_01 D12 PLACE NEAR BALLS A

NC_02 E12
AA6 PEX_PLLGND NC_03 F12
C13
NC_04
QUANTA
G72M

Title
COMPUTER
VGA-G72M (PCIe,POWER)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 18 of 54


5 4 3 2 1
A B C D E

U10B
PART 2 OF 4
R72 Integrated DVI_TX0- R96 2 1 49.9/F DVI_3V IFPC_IOVDD
2K/F PEX_PLL_EN_TERM100 A2 TMDS DVI_TX1- R366 2 1 49.9/F
MIO_A_D0

1
1 2 SUB_VENDOR B3 R1 DVI_TX2- R370 2 1 49.9/F
+3.3V_RUN MIO_A_D1 IFPC_TXD0N DVI_TX0- 41
A3 T1 DVI_CLK- R101 2 1 49.9/F C487 C504 C494 C496
MIO_A_D2 IFPC_TXD0P DVI_TX0+ 41
D4 T2 DVI_TX0+ R98 2 1 49.9/F 0.01U_16V 0.01U_16V 0.01U_16V 0.01U_16V
DVI_TX1- 41

2
+3.3V_RUN MIO_A_D3 IFPC_TXD1N DVI_TX1+ R364 49.9/F
A4 MIO_A_D4 IFPC_TXD1P T3 DVI_TX1+ 41 2 1
B4 V3 DVI_TX2+ R368 2 1 49.9/F
MIO_A_D5 IFPC_TXD2N DVI_TX2- 41
1

1
R64 1 2 2K/F_NC 3GIO_ADR_0 B6 V V2 DVI_CLK+ R100 2 1 49.9/F
MIO_A_D6 IFPC_TXD2P DVI_TX2+ 41
R80 R82 R88 R93 R70 P4 W1
MIO_A_D7 I IFPC_TXCN DVI_CLK- 41 +3.3V_RUN
10K_NC 10K 10K 10K_NC 10K_NC R65 1 2 2K/F 3GIO_ADR_1 C6 V1
MIO_A_D8 IFPC_TXCP DVI_CLK+ 41
R355 1 2 2K/F_NC 3GIO_ADR_2 G5 MIO_A_D9 D

1
V4 J3 R86 2 1 1K
2

2
4
RAM_CFG0 MIO_A_D10 E IFPCD_RSET
M5 Q48 4
RAM_CFG1 IFPCD_VPROBE PAD T51 SI2303BDS-T1-E3
C4 MIO_A_HSYNC O
RAM_CFG2 F9 DVI_SCLK 2
I2CB_SCL DVI_SCLK 41
RAM_CFG3 RAM_CFG0 G2 F10 DVI_SDAT
MIO_B_D0 I2CB_SDA DVI_SDAT 41
PEX_PLL_EN_TERM100 RAM_CFG1 G3 &

Multi-Use Input/Output Interface


MIO_B_D1 R353 L49
J2 MIO_B_D2
1

1
PCI_DEVID2 J1 L4 IFPC_IOVDD 10K BLM11A121S

3
MIO_B_D3 IFPC_IOVDD
R78 R85 R91 R92 R61 PCI_DEVID0 K4 MIO_B_D4
M 1 2 IFPC_IOVDD IFPC_IOVDD
10K 10K_NC 10K_NC 10K 10K PCI_DEVID1 K1 MIO_B_D5 U

1
M2 M4 IFPCD_PLLVDD
MIO_B_D6 IFPCD_PLLVDD
MOBILE_GPIO M1 L 2 Q47 C471 C470 C467
2

RAM_CFG2 MIO_B_D7 29,30,42,47,50 RUNPWROK 2N7002W-7-F 470P_50V 0.1U_10V 4.7U_6.3V


N1 T

2
RAM_CFG3 MIO_B_D8
N2 M6

1
MIO_B_D9 IFPCD_PLLGND
N3 MIO_B_D10
I
PCI_DEVID3 R3 R67 100K
MIO_B_D11 M DVI_DETECT 1 2
+3.3V_RUN F2 E DACA / CRT
MIO_B_CTL3 VGA_RED DVI_SCLK
G1 MIO_B_DE D DACA_RED AE1 VGA_RED 23,41 1 2 +3.3V_RUN
AD1 VGA_GRN DVI_SDAT 3 4
DACA_GREEN VGA_GRN 23,41
G4 MIO_B_HSYNC
I DACA_BLUE AD2 VGA_BLU
VGA_BLU 23,41
1

F1 RP24
R94 10K MIO_B_VSYNC A VGAHSYNC 4P2R-2.2K_NC
DACA_HSYNC AD4 VGAHSYNC 23
R363 R81 R89 R362 2 1 R2 AC4 VGAVSYNC L50
MIO_B_CLKIN DACA_VSYNC VGAVSYNC 23
2K/F_NC 2K/F 2K/F 2K/F BLM11A121S
K2 D10 VGADDCCLK IFPCD_PLLVDD
VGADDCCLK 23,41 +2.5V_RUN
2

MIO_B_CLKOUT I2CA_SCL VGADDCDAT


K3 MIO_B_CLKOUT# I2CA_SDA E10 VGADDCDAT 23,41

1
PCI_DEVID0
PCI_DEVID1 AD3 DACA_RSET 1 2 C517 C516 C507
PCI_DEVID2 DACA_RSET R378 470P_50V 4700P_25V 4.7U_6.3V
+3.3V_RUN F6

2
PCI_DEVID3 MIO_A_VDDQ1 124/F
3 G6 MIO_A_VDDQ2 DACA_IDUMP U9 3
C472 2 1 0.1U_10V J6 MIO_A_VDDQ3 DACA_VDD L55
DACA_VDD AE2
AB4 DACA_VREF BLM11A121S
+2.5V_RUN DACA_VREF DACA_VDD
+3.3V_RUN K5 MIO_B_VDDQ1 +3.3V_RUN
L48 BLM11A121S K6 DACB (TV/CRT2) DACA_VREF
PLLVDD C492 2 MIO_B_VDDQ2
1 0.1U_10V L6 MIO_B_VDDQ3 DACB_R_C F4 TV_C 41

1
DACB_G_Y E4 TV_Y 41
1

MIOBCAL_PD_VDDQ J5 D5 C570 C573 C567 C576


T49 PAD MIO_B_CAL_PD_VDDQ DACB_B_COMP TV_CVBS 41
C456 C454 C455 MIOBCAL_PU_GND M3 0.01U_16V 4700P_25V 470P_50V 2.2U_6.3V

2
2.2U_6.3V 4700P_25V 470P_50V T5 PAD MIO_B_CAL_PU_GND
E6
2

DACB_HSYNC R351
J4 MIO_B_VREF DACB_VSYNC F5
124/F
D6 DACB_RSET 1 2
DACB_RSET
L9 VGA_RED R374 1 2 150/F
DVI_DETECT DACB_IDUMP
CFG3 CFG2 CFG1 CFG0 41 DVI_DETECT A9 GPIO[0] DACB_VDD
D9 GPIO[1] DACB_VDD F8
Hnnix128MB A10 E7 DACB_VREF VGA_GRN R373 1 2 150/F
22,29 BIA_PWM GPIO[2] General DACB_VREF
(16M*16) 0 0 1 0 22 ENVDD B10 GPIO[3] Purpose
22 PANEL_BKEN C10 GPIO[4] I/O LVDS VGA_BLU R372
Hnnix 256MB 50 GFX_CORE_CNTRL C12 GPIO[5] 1 2 150/F
0 1 1 0 +3.3V_RUN 2 1 B12 N5 LCD_A0-
(32M*16) R73 10K A12
GPIO[6] IFPA_TXD0N
N4 LCD_A0+
LCD_A0- 22
Place close to VGA Chip
GPIO[7] IFPA_TXD0P LCD_A0+ 22
Infineon 128MB A13 R4 LCD_A1-
GPIO[8] IFPA_TXD1N LCD_A1- 22
0 0 1 0 1 2 B13 R5 LCD_A1+
(16M*16) 35 THERMATRIP_VGA#
R603 0 B15
GPIO[9] IFPA_TXD1P
T6 LCD_A2-
LCD_A1+ 22
GPIO[10] IFPA_TXD2N LCD_A2- 22
Infineon 256MB A15 T5 LCD_A2+ L47
GPIO[11] IFPA_TXD2P LCD_A2+ 22
0 1 1 0 B16 P6 BLM11A121S
(32M*16) GPIO[12] IFPA_TXD3N
R6 DACB_VDD
2 IFPA_TXD3P +3.3V_RUN 2
U4 LCD_ACLK- DACB_VREF
IFPA_TXCN LCD_ACLK- 22
T4 LCD_ACLK+
IFPA_TXCP LCD_ACLK+ 22

1
W2 LCD_B0-
IFPB_TXD4N LCD_B0- 22
C9 W3 LCD_B0+ C458 C450 C468 C446
35 VGA_THERMDN THERMDN Thermal IFPB_TXD4P LCD_B0+ 22
AA3 LCD_B1- 0.01U_16V 4700P_25V 470P_50V 2.2U_6.3V
LCD_B1- 22

2
Diode IFPB_TXD5N LCD_B1+
35 VGA_THERMDP B9 THERMDP IFPB_TXD5P AA2 LCD_B1+ 22
AA1 LCD_B2-
IFPB_TXD6N LCD_B2- 22
R576 1 2 0 AB1 LCD_B2+ L53
22 SSFOUT IFPB_TXD6P LCD_B2+ 22
R58 1 2 0_NC PLLVDD H4 AB2 BLM11A121S
17 CLK_VGA_27M_SS PLLVDD IFPB_TXD7N IFPAB_IOVDD
IFPB_TXD7P AB3 +1.8V_RUN
Maximum down H5 W6 LCD_BCLK-
PLLGND IFPB_TXCN LCD_BCLK- 22

1
R55 1 2 0_NC spread of -3% W5 LCD_BCLK+
17 CLK_VGA_27M_NSS IFPB_TXCP LCD_BCLK+ 22
R371 1K C566 C565 C564
C449 XTALSSIN C1 PLL & U6 2 1 470P_50V 4700P_25V 4.7U_6.3V

2
18P_50V R575 0 XTALSSIN XTAL IFPAB_RSET
IFPAB_VPROBE N6 PAD T52
CLK_VGA_27M_NSS_R 1 2 XTALIN B1 XTALIN IFPAB_IOVDD +3.3V_RUN
IFPA_IOVDD W4
2

R354 Place R576 & R575 BXTALOUT C3 L52


1M_NC Y2 XTALOUTBUFF BLM11A121S
close to G72. C2 XTALOUT IFPB_IOVDD Y4
27MHz IFPAB_PLLVDD
+2.5V_RUN

1
3
C452

1
18P_50V R350 0 AE27 V5 IFPAB_PLLVDD
1

CLK_VGA_27M_OUT JTAG_TCK IFPAB_PLLVDD RP2 C548 C547 C545


1 2 AD26 JTAG_TMS
AD27 Test 4P2R-2.2K 470P_50V 4700P_25V 4.7U_6.3V

2
JTAG_TDI
AE26 JTAG_TDO IFPAB_PLLGND V6
R103 1 2 10K AD25
2
4

BXTALOUT JTAG_TRST#
22 BXTALOUT
D1 ROM_CS# I2CC_SCL E9 LCD_DDCCLK 22
F3 ROM_SI I2CC_SDA D8 LCD_DDCDAT 22
1 XTALSSIN D3 ROM 1
ROM_SO
1
1

D2 ROM_SCLK
1

+3.3V_RUN C63 C65


R68 R77 100P_50V_NC 100P_50V_NC
QUANTA
2
2

10K_NC 10K_NC D11 MISC A6


CLAMP BUFRST#
I2CH_SCL C7 F7
COMPUTER
2

I2CH_SCL STEREO
1

C457 I2CH_SDA B7
+3.3V_RUN RP23 0.1U_10V I2CH_SDA R66
SWAPRDY A7 1 2 10K +3.3V_RUN Title
4P2R-10K VGA-G72M (VIDEO)
2

1 2 I2CH_SCL AC8 D7 2 1
I2CH_SDA RFU_GND TESTMODE R349 10K Size Document Number Rev
3 4
JM6 2A
G72M
Date: Thursday, September 08, 2005 Sheet 19 of 54
A B C D E
A B C D E

U10C U10D
FB_CMD[0..26] 21
FBD[0..63] 21 Part 4 of 4
Part 3 of 4
FBDQM[0..7] 21
FBDQS[0..7] 21 B2 GND_01 GND_48 P14
FBD0 A26 G27 FB_CMD0 E2 R14
FBDQS#[0..7] 21 FB_DQ0 FB_CMD0 GND_02 GND_49
FBD1 C24 D25 FB_CMD1 H2 U14
FBD2 FB_DQ1 FB_CMD1 FB_CMD2 GND_03 GND_50
B24 FB_DQ2 FB_CMD2 F26 L2 GND_04 GND_51 W14
FBD3 A24 F25 FB_CMD3 P2 AC14
FBD4 FB_DQ3 FB_CMD3 FB_CMD4 GND_05 GND_52
C22 FB_DQ4 FB_CMD4 G25 U2 GND_06 GND_53 AD14
FBD5 A25 J25 FB_CMD5 Y2 N15
4
FBD6 FB_DQ5 FB_CMD5 FB_CMD6 GND_07 GND_54 4
B25 J27 AC2 P15

MEMORY INTERFACE
FBD7 D23
FB_DQ6
FB_DQ7
FB_CMD6
FB_CMD7 M26 FB_CMD7 AF2
GND_08
GND_09
GND GND_55
GND_56 R15
FBD8 G22 C27 FB_CMD8 AF3 AF15
FBD9 FB_DQ8 FB_CMD8 FB_CMD9 GND_10 GND_57
J23 FB_DQ9 FB_CMD9 C25 B5 GND_11 GND_58 N16
FBD10 E24 D24 FB_CMD10 E5 P16
FBD11 FB_DQ10 FB_CMD10 FB_CMD11 GND_12 GND_59
F23 FB_DQ11 FB_CMD11 N27 L5 GND_13 GND_60 R16
FBD12 J24 G24 FB_CMD12 P5 AD16
FBD13 FB_DQ12 FB_CMD12 FB_CMD13 GND_14 GND_61
F24 FB_DQ13 FB_CMD13 J26 U5 GND_15 GND_62 B17
FBD14 G23 M27 FB_CMD14 Y5 E17
FBD15 FB_DQ14 FB_CMD14 FB_CMD15 GND_16 GND_63
H24 FB_DQ15 FB_CMD15 C26 AC5 GND_17 GND_64 L17
FBD16 D16 M25 FB_CMD16 H6 P17
FBD17 FB_DQ16 FB_CMD16 FB_CMD17 GND_18 GND_65
E16 FB_DQ17 FB_CMD17 D26 AF6 GND_19 GND_66 U17
FBD18 D17 D27 FB_CMD18 B8 AD17
FBD19 FB_DQ18 FB_CMD18 FB_CMD19 GND_20 GND_67
F18 FB_DQ19 FB_CMD19 K26 E8 GND_21 GND_68 AF18
FBD20 E19 K25 FB_CMD20 AD8 K19
FBD21 FB_DQ20 FB_CMD20 FB_CMD21 GND_22 GND_69
E18 FB_DQ21 FB_CMD21 K24 K9 GND_23 GND_70 P19
FBD22 D20 F27 FB_CMD22 P9 V19
FBD23 FB_DQ22 FB_CMD22 FB_CMD23 GND_24 GND_71
D19 FB_DQ23 FB_CMD23 K27 V9 GND_25 GND_72 AD19
FBD24 A18 G26 FB_CMD24 AD9 B20
FBD25 FB_DQ24 FB_CMD24 FB_CMD25 GND_26 GND_73
B18 FB_DQ25 FB_CMD25 B27 AF9 GND_27 GND_74 E20
FBD26 A19 N24 FB_CMD26 B11 AD20
FBD27 FB_DQ26 FB_CMD26 GND_28 GND_75
B19 FB_DQ27 E11 GND_29 GND_76 AF21
FBD28 D18 F11 B23
FBD29 FB_DQ28 GND_30 GND_77
C19 FB_DQ29 L11 GND_31 GND_78 E23
FBD30 C16 D21 FBDQM0 P11 H23
FBD31 FB_DQ30 FB_DQM0 FBDQM1 GND_32 GND_79
C18 FB_DQ31 FB_DQM1 F22 U11 GND_33 GND_80 L23
FBD32 N26 F20 FBDQM2 AD11 P23
FBD33 FB_DQ32 FB_DQM2 FBDQM3 GND_34 GND_81
N25 FB_DQ33 FB_DQM3 A21 N12 GND_35 GND_82 U23
FBD34 R25 V27 FBDQM4 P12 Y23
FBD35 FB_DQ34 FB_DQM4 FBDQM5 GND_36 GND_83
3 R26 FB_DQ35 FB_DQM5 W22 R12 GND_37 GND_84 AC23 3
FBD36 R27 V22 FBDQM6 AD12 AF24
FBD37 FB_DQ36 FB_DQM6 FBDQM7 GND_38 GND_85
T25 FB_DQ37 FB_DQM7 V24 AF12 GND_39 GND_86 B26
FBD38 T27 N13 E26
FBD39 FB_DQ38 FBDQS#0 GND_40 GND_87
T26 FB_DQ39 FB_DQS_RN0 A22 P13 GND_41 GND_88 H26
FBD40 AB23 E22 FBDQS#1 R13 L26
FBD41 FB_DQ40 FB_DQS_RN1 FBDQS#2 GND_42 GND_89
Y24 F21 B14 P26

read strobe
FBD42 FB_DQ41 FB_DQS_RN2 FBDQS#3 GND_43 GND_90
AB24 FB_DQ42 FB_DQS_RN3 B21 E14 GND_44 GND_91 U26
FBD43 AB22 V26 FBDQS#4 J14 Y26
FBD44 FB_DQ43 FB_DQS_RN4 FBDQS#5 GND_45 GND_92
AC24 FB_DQ44 FB_DQS_RN5 W23 L14 GND_46 GND_93 AC26
FBD45 AC22 V23 FBDQS#6 N14 AF26
+1.8V_RUN FBD46 FB_DQ45 FB_DQS_RN6 FBDQS#7 GND_47 GND_94
AA23 FB_DQ46 FB_DQS_RN7 W27
FBD47 AA22
FBD48 FB_DQ47 FBDQS0
T24 FB_DQ48 FB_DQS_WP0 B22
1

FBD49 T23 D22 FBDQS1 G72M


FBD50 FB_DQ49 FB_DQS_WP1 FBDQS2
R24 E21

write strobe
R59 FBD51 FB_DQ50 FB_DQS_WP2 FBDQS3
Rt R23 FB_DQ51 FB_DQS_WP3 C21
1K/F FBD52 R22 V25 FBDQS4
FBD53 FB_DQ52 FB_DQS_WP4 FBDQS5
T22 W24
2

FBD54 FB_DQ53 FB_DQS_WP5 FBDQS6


N23 FB_DQ54 FB_DQS_WP6 U24
FBVREF FBD55 P24 W26 FBDQS7
FBD56 FB_DQ55 FB_DQS_WP7
AA24 FB_DQ56
1

FBD57 AA27 FB_DQ57


1

FBD58
Rb
R62 C64 FBD59
AA26
AB25
FB_DQ58 PLACE BELOW GPU +1.8V_RUN
1K/F 0.1U_10V FBD60 FB_DQ59
AB26 E15
2

FBD61 FB_DQ60 FBVTT_01


AB27 F15
2

FBD62 FB_DQ61 FBVTT_02


AA25 FB_DQ62 FBVTT_03 F16

1
FBD63 W25 J17
FB_DQ63 FBVTT_04 C539 C538 C76 C476 C103 C85 C572
2 FBVTT_05 J18 2
L19 4700P_25V 0.022U_16V 0.1U_10V 4700P_25V 0.1U_10V 4.7U_6.3V 1U_6.3V

2
FBVTT_06
FBVREF = FBVDDQ * Rb/(Rt + Rb). FBVTT_07 N19
VREF = 0.5 * FBVDDQ. 21 FB_CLK0 L24 FB_CLK0 FBVTT_08 R19
21 FB_CLK0# K23 FB_CLK0# FBVTT_09 U19
DDR: 0.9V = 1.8V * 1K/(1K + 1K). W19
FBVTT_10
21 FB_CLK1 M22 FB_CLK1

1
21 FB_CLK1# N22 FB_CLK1#
F17 C489 C490 C500 C499 C508 C509 C522
FBVDDQ_01 4700P_25V 0.022U_16V 0.1U_10V 4700P_25V 0.022U_16V 0.1U_10V 4.7U_6.3V
M23 F19

2
FB_REFCLK FBVDDQ_02
M24 FB_REFCLK# FBVDDQ_03 J19
FBVDDQ_04 M19
T19 +1.8V_RUN
FB_DEBUG FBVDDQ_05
T50 PAD K22 FB_DEBUG FBVDDQ_06 J22
FBVDDQ_07 L22

1
FBVREF A16 P22
FB_VREF FBVDDQ_08 C484 C473 C474 C491 C475 C537
FBVDDQ_09 U22
Y22 R359 4700P_25V 0.022U_16V 0.1U_10V 0.022U_16V 0.1U_10V 1U_6.3V

2
L45 FBVDDQ_10 40.2/F
BLM11A121S_NC
2

+3.3V_RUN FBA_PLLVDD D14 D15 FBCAL_PD_VDDQ


FB_PLLVDD FBCAL_PD_VDDQ

+1.22V_GFX_PCIE FB_PLLAVDD D13 E13 FBCAL_PU_GND


FB_PLLAVDD FBCAL_PU_GND R358
1

L46 C15 H22 FBCAL_TERM_GND 1 2


BLM11A121S C448 C451 C453 FB_PLLAGND FBCAL_TERM_GND
4.7U_6.3V 1U_6.3V 0.01U_16V 0_NC R356
2

G72M 30/F
2

1 1

QUANTA
Title
COMPUTER
VGA-G72M (MEMORY,GUD)

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 20 of 54


A B C D E
1 2 3 4 5 6 7 8

FB_CMD[0..26] 20
FBD[0..63] 20 U8 U40
FBDQM[0..7] 20 FB_A0 FB_A0
FB_CMD1 M8 G8 FBD6 FB_CMD1 M8 G8 FBD24
FBDQS[0..7] 20 FB_A1 A0 DQ0 FB_A1 A0 DQ0
FB_CMD3 M3 G2 FBD0 FB_CMD3 M3 G2 FBD26
FBDQS#[0..7] 20 FB_A2 A1 DQ1 FB_A2 A1 DQ1
FB_CMD2 M7 H7 FBD7 FB_CMD2 M7 H7 FBD25
FB_CMD0 FB_A3 A2 DQ2 FBD4 FB_CMD0 FB_A3 A2 DQ2 FBD30
N2 A3 DQ3 H3 N2 A3 DQ3 H3
FB_CMD24 FB_A4 FBD3 FB_CMD24 FB_A4 FBD28
N8 A4 DQ4 H1 N8 A4 DQ4 H1
FB_CMD22 FB_A5 FBD5 FB_CMD22 FB_A5 FBD27
N3 A5 DQ5 H9 N3 A5 DQ5 H9
FB_CMD21 FB_A6 FBD2 FB_CMD21 FB_A6 FBD29
N7 A6 DQ6 F1 N7 A6 DQ6 F1
FB_CMD23 FB_A7 FBD1 FB_CMD23 FB_A7 FBD31
P2 A7 DQ7 F9 P2 A7 DQ7 F9
FB_CMD19 FB_A8 FBD11 FB_CMD19 FB_A8 FBD19
P8 A8 DQ8 C8 P8 A8 DQ8 C8
FB_CMD20 FB_A9 FBD15 FB_CMD20 FB_A9 FBD20
P3 A9 DQ9 C2 P3 A9 DQ9 C2
R369 FB_CMD17 FB_A10 FBD14 FB_CMD17 FB_A10 FBD16
A
M2 A10 DQ10 D7 M2 A10 DQ10 D7 A
10K FB_CMD16 FB_A11 FBD8 FB_CMD16 FB_A11 FBD18
P7 A11 DQ11 D3 P7 A11 DQ11 D3
1 2 FB_CMD12 FB_CMD14 R2 D1 FBD12 FB_CMD14 R2 D1 FBD23
A12 DQ12 FBD13 A12 DQ12 FBD17
DQ13 D9 DQ13 D9
FB_CMD10 FB_BA0 FBD9 FB_CMD10 FB_BA0 FBD22
L2 BA0 DQ14 B1 L2 BA0 DQ14 B1
FB_CMD18 FB_BA1 FBD10 FB_CMD18 FB_BA1 FBD21
L3 BA1 DQ15 B9 L3 BA1 DQ15 B9

FBDQM1 B3 FBDQM2 B3
FBDQM0 UDM FBDQS1 +1.8V_RUN FBDQM3 UDM FBDQS2
F3 LDM UDQS B7 F3 LDM UDQS B7
A8 FBDQS#1 A8 FBDQS#2
FB_CMD15 FB_RAS* UDQS# FB_CMD15 FB_RAS* UDQS#
K7 RAS K7 RAS

1
FB_CMD25 FB_CAS* L7 F7 FBDQS0 FB_CMD25 FB_CAS* L7 F7 FBDQS3
R99 FB_CMD9 FB_WE* CAS LDQS FBDQS#0 FB_CMD9 FB_WE* CAS LDQS FBDQS#3
K3 WE LDQS# E8 K3 WE LDQS# E8
10K FB_CMD8 FB_CS0* L8 R365 FB_CMD8 FB_CS0* L8
FB_CMD11 FB_CMD11 FB_CKE CS 1K/F FB_CMD11 FB_CKE CS
1 2 K2 CKE NC1 A2 K2 CKE NC1 A2
FB_CMD12 K9 E2 FB_CMD12 K9 E2

2
ODT NC2 ODT NC2
NC3 L1 NC3 L1
FB_CLK0 J8 R3 FB_CLK0 J8 R3
20 FB_CLK0 CLK NC4 CLK NC4

1
FB_CLK0# K8 R7 FB_CLK0# K8 R7
20 FB_CLK0# CLK# NC5 CLK# NC5

2
NC6 R8 NC6 R8
R95 C512
+1.8V_RUN J1 1K/F 0.1U_10V +1.8V_RUN J1

1
VDDL VREF1 VDDL VREF1
J2 J2

2
VREF VREF
J7 VSSDL J7 VSSDL
A3 VSS_0 VDD_0 A1 +1.8V_RUN A3 VSS_0 VDD_0 A1 +1.8V_RUN
E3 VSS_1 VDD_1 E1 E3 VSS_1 VDD_1 E1
J3 VSS_2 VDD_2 J9 J3 VSS_2 VDD_2 J9
N1 VSS_3 VDD_3 M9 N1 VSS_3 VDD_3 M9

1
P9 VSS_4 VDD_4 R1 P9 VSS_4 VDD_4 R1
B FB_CLK0 C60 C90 C89 C434 C511 C435 B
A7 A9 4.7U_6.3V 0.1U_10V 0.01U_16V A7 A9 4.7U_6.3V 0.1U_10V 0.01U_16V

2
VSSQ_0 VDDQ_0 VSSQ_0 VDDQ_0
1

B2 VSSQ_1 VDDQ_1 C1 B2 VSSQ_1 VDDQ_1 C1


B8 VSSQ_2 VDDQ_2 C3 B8 VSSQ_2 VDDQ_2 C3
R57 D2 C7 D2 C7
120 VSSQ_3 VDDQ_3 VSSQ_3 VDDQ_3
D8 VSSQ_4 VDDQ_4 C9 D8 VSSQ_4 VDDQ_4 C9

1
E7 E9 E7 E9
2

FB_CLK0# VSSQ_5 VDDQ_5 C59 C88 C58 VSSQ_5 VDDQ_5 C436 C513 C510
F2 VSSQ_6 VDDQ_6 G1 F2 VSSQ_6 VDDQ_6 G1
F8 G3 0.1U_10V 0.1U_10V 0.01U_16V F8 G3 0.1U_10V 0.1U_10V 0.01U_16V

2
VSSQ_7 VDDQ_7 VSSQ_7 VDDQ_7
H2 VSSQ_8 VDDQ_8 G7 H2 VSSQ_8 VDDQ_8 G7
H8 VSSQ_9 VDDQ_9 G9 H8 VSSQ_9 VDDQ_9 G9

VRAM VRAM

U41 U11

FB_CMD1 FB_A0 FBD37 FB_CMD1 FB_A0 FBD51


M8 A0 DQ0 G8 M8 A0 DQ0 G8
FB_CMD3 FB_A1 FBD36 FB_CMD3 FB_A1 FBD49
M3 A1 DQ1 G2 M3 A1 DQ1 G2
FB_CLK1 FB_CMD13 FB_A2 FBD34 FB_CMD13 FB_A2 FBD55
M7 A2 DQ2 H7 M7 A2 DQ2 H7
FB_CMD4 FB_A3 FBD33 FB_CMD4 FB_A3 FBD54
N2 A3 DQ3 H3 N2 A3 DQ3 H3
1

FB_CMD5 FB_A4 FBD32 FB_CMD5 FB_A4 FBD52


N8 A4 DQ4 H1 N8 A4 DQ4 H1
FB_CMD6 FB_A5 FBD35 FB_CMD6 FB_A5 FBD53
N3 A5 DQ5 H9 N3 A5 DQ5 H9
R107 FB_CMD21 FB_A6 FBD38 FB_CMD21 FB_A6 FBD48
N7 A6 DQ6 F1 N7 A6 DQ6 F1
120 FB_CMD23 FB_A7 FBD39 FB_CMD23 FB_A7 FBD50
P2 A7 DQ7 F9 P2 A7 DQ7 F9
FB_CMD19 FB_A8 FBD47 FB_CMD19 FB_A8 FBD56
P8 C8 P8 C8
2

FB_CLK1# FB_CMD20 FB_A9 A8 DQ8 FBD46 FB_CMD20 FB_A9 A8 DQ8 FBD60


P3 A9 DQ9 C2 P3 A9 DQ9 C2
FB_CMD17 FB_A10 FBD43 FB_CMD17 FB_A10 FBD58
M2 A10 DQ10 D7 M2 A10 DQ10 D7
FB_CMD16 FB_A11 FBD44 FB_CMD16 FB_A11 FBD61
C
P7 A11 DQ11 D3 P7 A11 DQ11 D3 C
FB_CMD14 R2 D1 FBD42 FB_CMD14 R2 D1 FBD59
A12 DQ12 FBD45 A12 DQ12 FBD57
DQ13 D9 DQ13 D9
FB_CMD10 FB_BA0 FBD41 FB_CMD10 FB_BA0 FBD62
L2 BA0 DQ14 B1 L2 BA0 DQ14 B1
FB_CMD18 FB_BA1 FBD40 FB_CMD18 FB_BA1 FBD63
L3 BA1 DQ15 B9 L3 BA1 DQ15 B9

FBDQM5 B3 FBDQM7 B3
FBDQM4 UDM FBDQS5 +1.8V_RUN FBDQM6 UDM FBDQS7
F3 LDM UDQS B7 F3 LDM UDQS B7
A8 FBDQS#5 A8 FBDQS#7
FB_CMD15 FB_RAS* UDQS# FB_CMD15 FB_RAS* UDQS#
K7 RAS K7 RAS
1

FB_CMD25 FB_CAS* L7 F7 FBDQS4 FB_CMD25 FB_CAS* L7 F7 FBDQS6


FB_CMD9 FB_WE* CAS LDQS FBDQS#4 FB_CMD9 FB_WE* CAS LDQS FBDQS#6
K3 WE LDQS# E8 K3 WE LDQS# E8
FB_CMD8 FB_CS0* L8 R367 FB_CMD8 FB_CS0* L8
FB_CMD11 FB_CKE CS 1K/F FB_CMD11 FB_CKE CS
K2 CKE NC1 A2 K2 CKE NC1 A2
FB_CMD12 K9 E2 FB_CMD12 K9 E2
2

ODT NC2 ODT NC2


NC3 L1 NC3 L1
J8 R3 FB_CLK1 J8 R3
20 FB_CLK1 CLK NC4 CLK NC4
1

K8 R7 FB_CLK1# K8 R7
20 FB_CLK1# CLK# NC5 CLK# NC5
2

NC6 R8 NC6 R8
R97 C525
+1.8V_RUN J1 1K/F 0.1U_10V +1.8V_RUN J1
1

VDDL VREF2 VDDL VREF2


J2 J2
2

VREF VREF
J7 VSSDL J7 VSSDL
A3 VSS_0 VDD_0 A1 +1.8V_RUN A3 VSS_0 VDD_0 A1 +1.8V_RUN
E3 VSS_1 VDD_1 E1 E3 VSS_1 VDD_1 E1
J3 VSS_2 VDD_2 J9 J3 VSS_2 VDD_2 J9
N1 VSS_3 VDD_3 M9 N1 VSS_3 VDD_3 M9
1

1
P9 VSS_4 VDD_4 R1 P9 VSS_4 VDD_4 R1
C597 C595 C596 C129 C92 C127
D A7 A9 4.7U_6.3V 0.1U_10V 0.01U_16V A7 A9 4.7U_6.3V 0.1U_10V 0.01U_16V D
2

2
VSSQ_0 VDDQ_0 VSSQ_0 VDDQ_0
B2 VSSQ_1 VDDQ_1 C1 B2 VSSQ_1 VDDQ_1 C1
B8 VSSQ_2 VDDQ_2 C3 B8 VSSQ_2 VDDQ_2 C3
D2 C7 D2 C7
D8
VSSQ_3
VSSQ_4
VDDQ_3
VDDQ_4 C9 D8
VSSQ_3
VSSQ_4
VDDQ_3
VDDQ_4 C9 QUANTA
1

1
E7 VSSQ_5 VDDQ_5 E9 E7 VSSQ_5 VDDQ_5 E9
C524 C526 C523 C93 C128 C91
F2
F8
VSSQ_6 VDDQ_6 G1
G3 0.1U_10V 0.1U_10V 0.01U_16V
F2
F8
VSSQ_6 VDDQ_6 G1
G3 0.1U_10V 0.1U_10V 0.01U_16V COMPUTER
2

2
VSSQ_7 VDDQ_7 VSSQ_7 VDDQ_7 Title
H2 VSSQ_8 VDDQ_8 G7 H2 VSSQ_8 VDDQ_8 G7
H8 G9 H8 G9 VGA-G72M (VRAM)
VSSQ_9 VDDQ_9 VSSQ_9 VDDQ_9
Size Document Number Rev
VRAM VRAM JM6 2A

Date: Thursday, September 08, 2005 Sheet 21 of 54


1 2 3 4 5 6 7 8
5 4 3 2 1

J4
44 LCD_BCLK-
44 LCD_BCLK- 19
43 LCD_BCLK+
43 LCD_BCLK+ 19 +LCDVCC
42 +3.3V_RUN
42 LCD_B2-
41 41 LCD_B2- 19
+15V_SUS +3.3V_RUN +LCDVCC 40 LCD_B2+
40 LCD_B2+ 19
Q44 39
FDC653N_NL 39 LCD_B1-
38 38 LCD_B1- 19

1
6 37 LCD_B1+
37 LCD_B1+ 19

2
5 4 36 C74 C69 C433
R341 36 LCD_B0- 0.1U_10V 0.047U_10V 0.1U_10V
2 35 LCD_B0- 19

2
330K 35 LCD_B0+
1 34 34 LCD_B0+ 19

2
33 33

2
R79 32 LCD_ACLK-
LCD_ACLK- 19

3
D
47_0805 C78 C441 32 LCD_ACLK+ D
31 31 LCD_ACLK+ 19
LCDVCC_ON 22U_10V 0.01U_25V 30

1
30 LCD_A2-
29 LCD_A2- 19

1
29

2
28 LCD_A2+
28 LCD_A2+ 19

2
27 +5V_ALW
R594 C430 27 LCD_A1-
26 26 LCD_A1- 19
100K_NC 0.01U_25V 25 LCD_A1+
LCD_A1+ 19

1
25
24

1
24

1
23 LCD_A0-
23 LCD_A0- 19
22 LCD_A0+ C72
22 LCD_A0+ 19
+3.3V_RUN +3.3V_ALW 21 0.1U_10V

2
21

3
20 LCD_DDCCLK
20 LCD_DDCCLK 19
2 2 19 LCD_DDCDAT
19 LCD_DDCDAT 19
Q43 18
1 18

1
Q42 2N7002W-7-F 17 +3.3V_RUN

1
R342 R339 2N7002W-7-F 17
16 16
47K_NC 47K 15
15 +LCDVCC
14 14
13 LCD_TST 13
2

2
13
12 12
11 11 GFX_PWR_SRC
10 10
3

9 9
8 BACKLITEON
8
19 ENVDD 2 7 7 Adress : A9H --Contrast
Q41 6
DTC124EUAT-106 6
5
SBAT_SMBCLK 29,51 AAH --Backlight
5 SBAT_SMBDAT 29,51
4
1

4
3 3 +5V_ALW

1
C 2 C70 C71 C
2 47P_50V 47P_50V
1 1

2
JAE_FI-TD44SB-E-R750

+3.3V_RUN LAMP_D_STAT# 1 2 LAMP_STAT# 13


C77 0.047U_10V_NC D8
1 2 CH751H-40HPT_NC
M'07 inverter support - Depop D8.
D'05 inverter support - Populate D8.
5

U7
30 FPBACK_EN 2
R83 1 2 0 4 BACKLITEON
19 PANEL_BKEN 1

7SH08_NC
1

+PWR_SRC GFX_PWR_SRC

R84 +3.3V_RUN
100K C863
40mil
0.047U_10V
40mil 6
40mil 4 5
2

2 1 2
1

1
5

2
U206 Q45 C437 C432

3
2 R352 C447 FDC658P_NL 0.1U_50V 0.1U_50V
19,29 BIA_PWM

2
4 100K 0.1U_50V

1
1

2
B B

7SH08

M'07 inverter support - Populate R83,U206,C863 Depop U7,C77.

2
D'05 inverter support - Populate U7,C77; Depop R83,U206,C863. R348
47K

1
+3.3V_RUN

3
2 Q46
29,31,42,45,46,48,49,50 RUN_ON
2N7002W-7-F
2

1
R53 R52
10K 10K

U6
1

19 BXTALOUT 1 XIN/CLKIN XOUT 5


L15
2 6 +3VL 2 1 +3.3V_RUN
R71 0 VSS VDD BLM11A121S
1 2 3 SO PD# 7
1

4 8 C42 C43
19 SSFOUT SSCLK REFCLK 10U_10V 0.1U_10V
2

PG1819G-08SR

A A
S0

-1.75% (DOWN) 0 QUANTA


0.85% (CENTER) 1
Title
COMPUTER
LCD CONN&CK-SSCD

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 22 of 54


5 4 3 2 1
A B C D E

4 4

+2.5V_RUN

+3.3V_SUS +5V_RUN CRT_VCC

2
D15 D14 D13
DA204U_NC DA204U_NC DA204U_NC R11 D16
10K CH501H
Setting R,G,B treac
impedance to 50 ohm.

1
L4
1 2 RED
19,41 VGA_RED

2
BLM11B750SB C375
PAD T1 M_SEN#_R 0.01U_25V
L1

1
1 2 GREEN
19,41 VGA_GRN
BLM11B750SB JVGA1
6
L3 11
1 2 BLUE 1
19,41 VGA_BLU
3 BLM11B750SB 7 3
2

12
1

1
R14 R13 R12 2
150/F 150/F 150/F C21 C17 C20 C15 C13 C12 8
22P_50V_NC 22P_50V_NC 22P_50V_NC 10P_50V_NC 10P_50V_NC 10P_50V_NC 13
2

2
3
1

9
14
PAD T2 M_ID2# 4
CRT_VCC 10
15
CRT_VCC 5

3
1
C386 0.1U_10V R308 1K FOX_DS01A91-MD221-7F
2 1 2 1
RP1
5

4P2R-2.2K
U31
R569 39

4
2
19 VGAHSYNC 2 4 1 2
19,41 VGADDCDAT DOCK_DAT_DDC2 19,41
74AHCT1G125GW

Place near
U31 < 200 19,41 VGADDCCLK DOCK_CLK_DDC2 19,41
mil L2
1 2 JVGA_HS
5

BLM11A121S
2 2
U32
R601 39 L38
2 4 1 2 1 2 JVGA_VS
19 VGAVSYNC
BLM11A121S
1

1
74AHCT1G125GW
C16 C365 C378 C18 C14 C374
10P_50V_NC 10P_50V_NC 10P_50V_NC 10P_50V_NC 10P_50V 10P_50V
2

2
Place near JVGA1 connector <
41 HSYNC 200 mil

41 VSYNC

1 1

QUANTA
Title
COMPUTER
CRT&TV CONN

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 23 of 54


A B C D E
1 2 3 4 5 6 7 8

SATA Connector. ODD Connector.


CON6

+5V_MOD JMOD1
A GND1 1 +5V_MOD 1 1 2 2 INT_MOD_IN1# A
RXP 2 SATA_TX0+ 11 3 3 4 4

2
RXN 3 SATA_TX0- 11 5 5 6 6

1
GND2 4 7 7 8 8
5 SATA_RXN0_C C102 C527 C520 R102 9 10
TXN SATA_RXP0_C 10U_10V 0.1U_10V 0.1U_10V 100K 9 10
6 11 12

2
TXP 11 12
7 13 14

1
GND3 13 14
15 15 16 16
17 17 18 18
3.3V_0 8 +3.3V_RUN 30 ECE_USBP4+ 19 19 20 20
3.3V_1 9 Place caps close to connector. 30 ECE_USBP4- 21 21 22 22
3.3V_2 10 23 23 24 24
11 DASP# 25 26 IDE_DCS3#
GND4 IDE_DCS1# 25 26 IDE_DA2
GND5 12 27 27 28 28
13 29 30 IDE_DA0
GND6 29 30 IDE_DA1
5V_0 14 +5V_HDD PDIAG# 31 31 32 32
15 IDE_IRQ 33 34 R108 470
5V_1 R110 4.7K IDE_DDACK# 33 34 CSEL2
5V_2 16 35 35 36 36 1 2
17 2 1 IDE_DIORDY 37 38 IDE_DIOR#
GND7 +3.3V_RUN 37 38
18 39 40 IDE_DIOW#
RSVD IDE_DDREQ 39 40 IDE_DD15
GND8 19 41 41 42 42
20 IDE_DD0 43 44
12V_0 IDE_DD14 43 44 IDE_DD1
12V_1 21 45 45 46 46
22 IDE_DD13 47 48 IDE_DD2
12V_2 47 48 IDE_DD12
49 49 50 50
IDE_DD3 51 52 IDE_DD11
IDE_DD4 51 52
53 53 54 54
MLX_67492-1821 IDE_DD10 55 56 IDE_DD5
IDE_DD9 55 56 IDE_DD6
57 57 58 58
59 60 IDE_DD8
IDE_DD7 59 60 R125 1
B 61 61 62 62 2 56 IDE_RST_MOD 13 B
63 63 64 64 USB_IDE# 13
SATA_RXN0_C C341 2 1 3900P_25V 65 66
SATA_RX0- 11 65 66
67 67 68 68 MODPRES# 30
SATA_RXP0_C C342 2 1 3900P_25V SATA_RX0+ 11
JAE_WM1F068NSD-R500 INT_MOD_IN2#
R135 10K
1 2 +3.3V_RUN
IDE_DD[0..15]
11 IDE_DD[0..15]
R132 100K
IDE_DDREQ 1 2
11 IDE_DDREQ +3.3V_RUN
IDE_DIOW#
11 IDE_DIOW#
IDE_DIOR#
11 IDE_DIOR#
IDE_DIORDY
11 IDE_DIORDY
IDE_DDACK#
11 IDE_DDACK#
IDE_IRQ
11 IDE_IRQ
IDE_DA1
11 IDE_DA1
+5V_SUS +5V_HDD +5V_RUN IDE_DA0
11 IDE_DA0
IDE_DCS1#
11 IDE_DCS1#
Q35 IDE_DA2 +5V_SUS +5V_MOD
11 IDE_DA2
SI3456DV_NC IDE_DCS3#
11 IDE_DCS3#
6 R300 0 Q14
5 4 2 1 SI4800BDY
2 8 3
1

1 7 2
1

6 1

1
C358 R302 5
3

1
10U_10V 100K_NC C87
2

1U_16V C101 C100


2

4
+15V_SUS 10U_10V 0.01U_25V

2
C C

R301 100K_NC R104 100K


2 1 HDD_EN_5V +15V_SUS 2 1
3

1
1

2 2 Q15 C104
13 HDDC_EN# 13 MODC_EN#
C360 DTC144EUA 0.01U_25V

2
Q36 0.01U_25V_NC
2

DTC144EUA_NC
1

1
D D

QUANTA
Title
COMPUTER
IDE (HDD&CD_ROM

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 24 of 54


1 2 3 4 5 6 7 8
5 4 3 2 1

Please these parts +CBS_VCC


near OZ711EZ1. IEEE1394 OZTPA+ R117 1 2 0 OLTPA+
IEEE1394 OZTPA- R119 1 2 0 OLTPA- CON5
U47 IEEE1394 OZTPB+ R120 1 2 0 OLTPB+
IEEE1394 OZTPB- R121 1 2 0 OLTPB- 1 10
J5 CBS_CAD0 GND_2 GND_0
2
12,40 PCI_AD[0..31]
OZ711EZ1 R524 5.9K/F EB1 CBS_CAD1
CBS_CAD3
3
D3-CAD0
D4-CAD1 GND_1 50
1 2 1 A0+ A_0+ 8 4 D5-CAD3
PCI_AD31
PCI_AD30
19
20
AD31 128 PIN LQFP R1 72
70 IEEE1394 OZTPA+ 2 7 OLTPA+ 4
CBS_CAD5
CBS_CAD7
5
6
D6-CAD5
PCI_AD29 AD30 TPAP IEEE1394 OZTPA- A0- A_0- OLTPA- A1+ CBS_CC/BE0# D7-CAD7
21 AD29 TPAN 69 3 A1- 7 CE1#-CC/BE0#
PCI_AD28 22 IEEE 1394 67 IEEE1394 OZTPB+ 3 6 OLTPB+ 2 CBS_CAD9 8
PCI_AD27 AD28 TPBP IEEE1394 OZTPB- B1+ B_1+ OLTPB- B1+ CBS_CAD11 A10-CAD9
D 23 AD27 TPBN 66 1 B1- 9 OE#-CAD11 D
PCI_AD26 24 AD26
(8) TPBIAS 71 TPBIAS 4 B1- B_1- 5 CBS_CAD12 11 A11-CAD12
PCI_AD25 25 74 PCCARD_XI CBS_CAD14 12
PCI_AD24 AD25 XI PCCARD_XO NCM900E-TR_NC CBS_CC/BE1# A9-CAD14
27 AD24 XO 75 13 A8-CC/BE1#
PCI_AD23 29 Close to OZ711EZ1. CBS_CPAR 14
PCI_AD22 AD23 TYC_1-1734607-1 CBS_CPERR# A13-CPAR
30 AD22 15 A14-CPERR#
PCI_AD21 CBS_CAD31 these 1394 signals are high CBS_CGNT#
PCI_AD20
31
32
AD21 CAD31 3
1 CBS_CAD30
1394A PORT CBS_CINT#
16
17
WE/PGM-CGNT#
PCI_AD19 AD20 CAD30 CBS_CAD29
speed differential pairs and RDY/BSY-IRQ/CIN
34 128 18
R511 100 PCI_AD18 35
AD19 CAD29
127 CBS_CAD28 must be kept equal length VCC_0
IDSEL AD18 CAD28 with a differential impedance
1 2 PCI_AD17 PCI_AD17 36 AD17 CAD27 126 CBS_CAD27 19 VPP1
PCI_AD16 37 125 CBS_CAD26 (Zo) of 110 ohms. CBS_CCLK 21
PCI_AD15 AD16 CAD26 CBS_CAD25 CBS_CIRDY# A16-CCLK
47 AD15 CAD25 124 22 A15-CIRDY#
PCI_AD14 48 122 CBS_CAD24 CBS_CC/BE2# 24
PCI_AD13 AD14 CAD24 CBS_CAD23 CBS_CAD18 A12-CC/BE2#
49 AD13 CAD23 120 25 A7-CAD18
PCI_AD12 50 PC CARD 118 CBS_CAD22 IEEE1394 OZTPA+ IEEE1394 OZTPB+ CBS_CAD20 27
PCI_AD11 AD12 CAD22 CBS_CAD21 IEEE1394 OZTPA- IEEE1394 OZTPB- CBS_CAD21 A6-CAD20
51 AD11 CAD21 116 28 A5-CAD21
PCI_AD10 52 AD10
SOCKET CAD20 115 CBS_CAD20 CBS_CAD22 30 A4-CAD22

2
PCI_AD9 53 PCI HOST BUS 114 CBS_CAD19 CBS_CAD23 31
PCI_AD8 54
AD9 (32) CAD19
113 CBS_CAD18 CBS_CAD24 33
A3-CAD23
PCI_AD7 AD8 (46) CAD18 CBS_CAD17 R276 R275 R273 R272 CBS_CAD25 A2-CAD24
57 AD7 CAD17 112 34 A1-CAD25
PCI_AD6 58 96 CBS_CAD16 56.2/F 56.2/F 56.2/F 56.2/F CBS_CAD26 35
PCI_AD5 AD6 CAD16 CBS_CAD15 CBS_CAD27 A0-CAD26
59 94 36

1
PCI_AD4 AD5 CAD15 CBS_CAD14 TPBIAS CBS_CAD29 D0-CAD27
60 AD4 CAD14 93 37 D1-CAD29
PCI_AD3 61 92 CBS_CAD13 CBS_R2_D2 38
AD3 CAD13 D2-RFU

2
PCI_AD2 62 91 CBS_CAD12 CBS_CCLKRUN# 39
AD2 CAD12 WP/IOIS16-CCLKR

1
PCI_AD1 63 90 CBS_CAD11 C343 40
PCI_AD0 AD1 CAD11 CBS_CAD10 1U_10V R274 C340 GND_3
64 89

2
AD0 CAD10 CBS_CAD9 5.1K 820P_50V
88 41

2
CAD9 CBS_CAD8 CBS_CCD1# GND_4
C 12,40 PCI_C_BE3# 28 87 42 C

1
C/BE3# CAD8 CBS_CAD7 CBS_CAD2 CD1#-CCD1#
12,40 PCI_C_BE2# 38 C/BE2# CAD7 84 43 D11-CAD2
46 83 CBS_CAD6 CBS_CAD4 44
12,40 PCI_C_BE1# C/BE1# CAD6 D12-CAD4
55 81 CBS_CAD5 CBS_CAD6 45
12,40 PCI_C_BE0# C/BE0# CAD5 D13-CAD6
80 CBS_CAD4 CBS_R2_D14 46
CAD4 Y5 D14-RFU
42 79 CBS_CAD3 R525 0 CBS_CAD8 47
12,40 PCI_DEVSEL# DEVSEL# CAD3 D15-CAD8
39 78 CBS_CAD2 PCCARD_XI 2 1 1 2 PCCARD_XO CBS_CAD10 48
12,40 PCI_FRAME# FRAME# CAD2 CE2#-CAD10
IDSEL 9 77 CBS_CAD1 CBS_CVS1# 49
IDSEL CAD1 VS1#/RFSH-CVS1

1
40 76 CBS_CAD0 24.576MHZ CBS_CAD13 51
12,40 PCI_IRDY# IRDY# CAD0 RSVD-CAD13
44 C792 C791 CBS_CAD15 52
12,40 PCI_PAR PAR RSVD-CAD15
CLK_PCI_PCCARD 45 101 CBS_CBLOCK# 10P_50V 10P_50V CBS_CAD16 53
17 CLK_PCI_PCCARD

2
PCI_CLK CBLOCK# CBS_CC/BE0# CBS_R2_A18 A17-CAD16
12 PCI_GNT1# 18 PCI_GNT# CC/BE0# 86 Please these parts 54 A18-RFU
17 95 CBS_CC/BE1# near OZ711EZ1. CBS_CBLOCK# 55
12 PCI_REQ1# PCI_REQ# CC/BE1# A19-CBLOCK#
43 111 CBS_CC/BE2# CBS_CSTOP# 56
12,40 PCI_STOP# STOP# CC/BE2# A20-CSTOP#
41 123 CBS_CC/BE3# CBS_CDEVSEL# 57
12,40 PCI_TRDY# TRDY# CC/BE3# A21-CDEVSEL#
R518 0 58
CBS_CCLK VCC_1
12,26,40 PCI_RST# 5 PCI_RST# CCLK 106 1 2
EPSI 8 4 CBS_CCLKRUN# 59
EPSI CCLKRUN# CBS_CDEVSEL# U26 R295 33 CBS_CTRDY# VPP2/VPP2
MISCELLANEOUS CDEVSEL# 105
CBS_CFRAME# EPSI CBS_CFRAME#
61 A22-CTRDY#
13,29,30,38 IRQ_SERIRQ 6 IRQSER CFRAME# 110 20 PIN SSOP 1 2 62 A23-CFRAME#
30,40 SYS_PME# 7 PME#
(4) CGNT# 102 CBS_CGNT# +5V_RUN 15 5V_0 EPSI 1 CBS_CAD17 64 A24-CAD17
104 CBS_CINT# 16 2 CLK_PCI_PCCARD CBS_CAD19 65
CINT# CBS_CIRDY# 5V_1 PCI_CLK CBS_CVS2# A25-CAD19
PC CARD CIRDY# 109
CBS_CPAR INTA# 3 PCI_PIRQD# 12
CBS_CRST#
67 VS2#/RSVD-CVS2
+3.3V_RUN 11 3.3VCC_0 CPAR 98 +3.3V_RUN 17 3.3V_0 CLKRUN# 6 CLKRUN# 13,29,30 68 RESET-CRST
97 3.3VCC_1
INTERFACE CPERR# 100 CBS_CPERR# 18 3.3V_1 PERR# 7 PCI_PERR# 12,40
CBS_CSERR# 70 WAIT#-CSERR#
121 CBS_CREQ# 8 CBS_CREQ# 71
CB_3.3VCCA 65
(27) CREQ#
117 CBS_CRST# 19
SERR#
9
PCI_SERR# 12,40
CBS_CC/BE3# 72
RSVD-CREQ#
3.3VCCA_0 CRST# +OZ1.8V 1.8VOUT SKT_LED REG#-CC/BE3#
68 119 CBS_CSERR# 10 73
3.3VCCA_1 CSERR# RESET# PCI_RST# 12,26,40 BVD2/SP-CAUDIO#
73 103 CBS_CSTOP# +CBS_VCC 4 CBS_CSTSCHG 75
3.3VCCA_2 CSTOP# CBS_CTRDY# VCC/VPP_0 CBS_CAD28 BVD1-STSCHG
B CTRDY# 107 5 VCC/VPP_1 USB_A0 14 76 D8-CAD28 B
CBS_R2_A18 CBS_CAD30
+OZ1.8V 16 1.8VCC_0 POWER PLANE RFU_A18 99
CBS_R2_D2 USB_B0 13
CBS_CAD31
77 D9-CAD30
82 1.8VCC_1 RFU_D2 2 USB_A1 12 78 D10-CAD31
(11) RFU_D14 85 CBS_R2_D14 20 GND USB_B1 11 CBS_CCD2# 79 CD2#-CCD2#
26 13 CBS_CSTSCHG 80
+3.3V_RUN PCI_VCC_0 CSTSCHG GND_5
56 PCI_VCC_1
10 CBS_CCD1# OZ2532L +SC_VCC 29
CD1# 26 +SC_VCC SC_VCC
33 14 CBS_CCD2# R298 1 2 220 26
GND_0 CD2# 26 SC_RST# SC_RST
108 12 CBS_CVS1# R297 1 2 33 23
GND_1 VS1 26 SC_CLK SC_CLK
15 CBS_CVS2# 26 SC_C4 R294 1 2 220 20
VS2 SC_RSV4
26 SC_D+ 69 SC_GND
R299 1 2 47K 66
OZ711EZ1TN R296 SC_VPP
26 SC_IO 1 2 220 63 SC_IO
60 SC_RSV8
Place these caps Place these parts 26 SC_D-
CLK_PCI_PCCARD near connector. near connector. SC_DET# 32
26,30 SC_DET# SC_DET1
+CBS_VCC 74 SC_DET2
1

1
+SC_VCC C356 FOX_QT8P080A-1820C-F
R514 0.1U_10V

2
1

10_NC
1

1
1 2

C345 C348 R271 C339 C338


0.1U_10V 0.1U_10V 10K 1U_10V 0.1U_10V
2

2
Reserved for EMI. C765 Place these parts
2

Placce the parts 4.7P_50V_NC near connector.


2

near pin 45.

A A

+3.3V_RUN +OZ1.8V +5V_RUN +3.3V_RUN


L65
1
BLM11A121S
2 CB_3.3VCCA QUANTA
2

C779
4.7U_10V
C753
0.1U_10V
C774
0.1U_10V
C751
0.1U_10V
C786
0.1U_10V
C789
4.7U_10V
C788
0.1U_10V
C787
0.1U_10V
C790
4.7U_10V
C752
0.1U_10V
C354
0.1U_10V
C355
4.7U_10V
C352
0.1U_10V
C351
4.7U_10V Title
COMPUTER
1

PCCARD

Place these caps Size Document Number Rev


Place these caps near OZ711EZ1. near OZ2532. JM6 2A

Date: Thursday, September 08, 2005 Sheet 25 of 54


5 4 3 2 1
1 2 3 4 5 6 7 8

L25 +1.5V_CARD
12 USBP0-
12 USBP0+
1
4
2
3
USBP0 D-
USBP0 D+
Express Card

1
DLW21SN900SQ2B_NC +1.5V_CARD Max. 650mA, Average 500mA.
C180 C183
R145 0 0.1U_10V 0.1U_10V +3V_CARD Max. 1300mA, Average 1000mA.

2
1 2

R142 0
1 2
+1.5V_RUN +3.3V_RUN +3.3V_SUS +3V_CARDAUX +3V_CARD +1.5V_CARD
U15
A
Please the cap A
near connector.
17 AUXIN AUXOUT 15
+3V_CARD 2 3
3.3VIN_0 3.3VOUT_0
4 3.3VIN_1 3.3VOUT_1 5
CN1 12 11
1.5VIN_0 1.5VOUT_0
1 GND_1 14 1.5VIN_1 1.5VOUT_1 13
1

USBP0 D- 2
C656 C654 C198 USBP0 D+ USB- R155 100K
3 USB+
0.1U_10V 0.1U_10V 10U_6.3V CPUSB# 4 2 1 ExpressSwitch +3.3V_SUS
+3.3V_SUS
2

CPUSB# CARD_RESET#
5 RSV_0
6 R154 0_NC 20 8
RSV_1 SHDN# PERST# CPPE# R166
Please the cap 13,17,27,38 ICH_SMBCLK 7 SMBCLK 30 EXPRCRD_STDBY# 1 2 1 STBY# CPPE# 10 2 1 100K
near connector. 8 6 9 CPUSB# R165 2 1 100K
13,17,27,38 ICH_SMBDATA SMBDATA 6,12,13,27,29,30,38 PLTRST# SYSRST# CPUSB#
9 +1.5V_0 OC# 19
+1.5V_CARD 10 +1.5V_1 16 NC
13,30 ICH_PCIE_WAKE# 11 WAKE# 7 GND0 RCLKEN 18
+3V_CARDAUX 12 +3.3VAUX
CARD_RESET# 13 PERST# R5538D001-TR-F
+3V_CARD 14 +3.3V_1
15 +3.3V_2
17 CARD_CLK_REQ# 16 CLKREQ#
30 CPPE# 17 CPPE#
18 +1.5V_RUN +3.3V_RUN +3.3V_SUS +3V_CARDAUX +3V_CARD +1.5V_CARD
17 CLK_PCIE_EXPCARD# REFCLK-
17 CLK_PCIE_EXPCARD 19 REFCLK+
20 GND_2

1
12 PCIE_RX4- 21 PERn0
22 C199 C202 C189 C197 C206 C203
12 PCIE_RX4+ PERp0
23 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V

2
GND_3
12 PCIE_TX4- 24 PETn0
B 25 B

NC1
NC2
NC3
NC4
12 PCIE_TX4+ PETp0
26 GND_4
Please the cap Please the cap Please the cap Please the cap Please the cap Please the cap
FOX_1CH4310C-JM near pin 12 & near pin 2 & 4 near pin 17 near pin 15 near pin 3 & 5 near pin 11 &

27
28
29
30
14(1.5VIN). (3.3VIN). (AUXIN). (AUXOUT). (3.3VOUT). 13(1.5VOUT).

JAE PX10FS16PH-26P
PCI-Express TX and RX direct to connector.

Smart Card
Note: U48
These signals must kept equal length +3.3V_RUN OZ77C6
C799 1U_10V
with differential impedance (Zo) of 32 PIN QFN See Note
2

90 ohms. +3.3V_OUT 29 +3.3V_OUT VR_CPR_0 6 1 2


VR_CPR_1 12
See Note R526 +5V_RUN 5
1.5K VCC5V_IN_0
28 VCC5V_IN_1 EGATED- 21 SC_D- 25
USB biometric 20 SC_D+ 25
1

C EGATED+ C
reader support. +SC_VCC
12 USBP2- 17 UPD- SC_VCC 27 +SC_VCC 25
12 USBP2+ 16 UPD+ SC_RST# 24 SC_RST# 25
33 UPD- 19 DPD- SC_CLK 23 SC_CLK 25
33 UPD+ 18 DPD+ SC_C4 22 SC_C4 25

1
SC_IO 25 SC_IO 25
12,25,40 PCI_RST# 14 RST# SC_DET# 15 SC_DET# 25,30
1

R529 R530
MODE1 CLOCK INPUT 30 8 15K 15K
R528 R527 NC_0 RF_OUT/TX
31 7

2
15K 15K NC_1 RF_IN/RX
RF_CLK 9
LOW 48MHz CLK_SMCARD_48M 3 10
17 CLK_SMCARD_48M
2

6M/48M(XI) RF_AUX/CD#
4 XO
HIGH 6MHz Crystal 32 MODE0/LED# GND_0 11
1 MODE1 GND_1 13
2

2 MODE2 GND_2 26

R531
4.7K OZ77C6L
1

CLK_SMCARD_48M +5V_RUN
+SC_VCC
1

+3.3V_OUT
D D
2

1
R532
2

10_NC C793 C794


C797 C796 C798 C795 4.7U_10V 0.1U_10V
QUANTA
1 2

2
4.7U_10V 0.1U_10V 4.7U_10V 0.1U_10V
1

C800
4.7P_50V_NC
Reserved for EMI.
Placce the parts COMPUTER
2

Title
near pin 45. Please these caps Please these caps ExpressCard/SmartCard
near OZ77C6L. near OZ77C6L. Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 26 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

Place caps close to


MiniCard WLAN connector +1.5V_RUN +3.3V_LAN
connector.
J8

1
+3.3V_RUN +3.3V_RUN +1.5V_RUN
TYC_JXJM6001 C295 C302 C31
J10 0.047U_10V 0.047U_10V 0.1U_10V

2
A 30,38 PCIE_WAKE# 1 WAKE# 3.3V_1 2 A
R487 1 2 0 3 4
33 COEX2_WLAN_ACTIVE RESERVED_1 GND0
R488 1 2 0 5 6
33 COEX1_BT_ACTIVE RESERVED_2 1.5V_1
17 MINI1CLK_REQ# 7 CLKREQ# UIM_PWR 8
9 GND1 UIM_DATA 10
17 CLK_PCIE_MINI1# 11 REFCLK- UIM_CLK 12
13 14 +3.3V_RUN
17 CLK_PCIE_MINI1 REFCLK+ UIM_RESET
15 GND2 UIM_VPP 16 HOST_DEBUG_TX 29

2
29 HOST_DEBUG_RX 17 UIM_C8 GND3 18
19 20 C299 C300 C297 C296 C301
29 8051TX UIM_C4 W_DISABLE# WLAN_RADIO_DIS# 30 0.1U_10V 0.047U_10V 0.1U_10V 0.047U_10V 4.7U_10V
21 22

1
GND4 PERST# PLTRST# 6,12,13,26,29,30,38
12 PCIE_RX2- 23 PERn0 3.3VAUX1 24 +3.3V_LAN
12 PCIE_RX2+ 25 PERp0 GND5 26
27 GND6 1.5V_2 28
29 GND7 SMB_CLK 30 ICH_SMBCLK 13,17,26,38
12 PCIE_TX2- 31 PETn0 SMB_DATA 32 ICH_SMBDATA 13,17,26,38
12 PCIE_TX2+ 33 PETp0 GND8 34
35 GND9 USB_D- 36 ECE_USBP1- 30
37 RESERVED_3 USB_D+ 38 ECE_USBP1+ 30
39 RESERVED_4 GND10 40
41 RESERVED_5 LED_WWAN# 42 8051RX 29
43 RESERVED_6 LED_WLAN# 44 LED_WLAN_OUT# 34
45 RESERVED_7 LED_WPAN# 46
47 48 R33 0_NC
RESERVED_8 1.5V_3
49 RESERVED_9 GND11 50 1 2 LED_BT_OUT 33,34
51 RESERVED_10 3.3V_2 52
PCI-Express TX and RX direct to connector
B B
TYC_1775838-1

MiniCard WWAN connector


J7

+3.3V_RUN +3.3V_RUN +1.5V_RUN +1.5V_RUN +3.3V_LAN Place caps close to connector.


J9
TYC_JXJM6001
30,38 PCIE_WAKE# 1 WAKE# 3.3V_1 2

1
R256 1 2 0_NC 3 4
33 COEX2_WLAN_ACTIVE RESERVED_1 GND0
R254 1 2 0_NC 5 6 C276 C275 C364
33 COEX1_BT_ACTIVE RESERVED_2 1.5V_1
7 8 UIM_PWR 0.047U_10V 33P_50V 0.1U_10V
17 MINI2CLK_REQ#

2
CLKREQ# UIM_PWR UIM_DATA
9 GND1 UIM_DATA 10
11 12 UIM_CLK
17 CLK_PCIE_MINI2# REFCLK- UIM_CLK
13 14 UIM_RESET
17 CLK_PCIE_MINI2 REFCLK+ UIM_RESET
15 16 UIM_VPP
GND2 UIM_VPP

+3.3V_RUN
17 UIM_C8 GND3 18
19 UIM_C4 W_DISABLE# 20 WWAN_RADIO_DIS# 13
21 GND4 PERST# 22 PLTRST# 6,12,13,26,29,30,38

1
12 PCIE_RX1- 23 PERn0 3.3VAUX1 24 +3.3V_LAN

1
25 26 + C720 + C316
C 12 PCIE_RX1+ PERp0 GND5 C
27 28 C270 C271 C277 C278 330U_6.3V 330U_6.3V
GND6 1.5V_2 33P_50V 0.047U_10V 33P_50V 0.047U_10V
29 30

2
GND7 SMB_CLK ICH_SMBCLK 13,17,26,38
12 PCIE_TX1- 31 PETn0 SMB_DATA 32 ICH_SMBDATA 13,17,26,38
12 PCIE_TX1+ 33 PETp0 GND8 34
35 36 EC_USBP2_D-
GND9 USB_D- EC_USBP2_D+
37 RESERVED_3 USB_D+ 38
PCI-Express TX and RX direct to connector 39 RESERVED_4 GND10 40
41 RESERVED_5 LED_WWAN# 42 PAD T71
43 RESERVED_6 LED_WLAN# 44
45 RESERVED_7 LED_WPAN# 46
47 48 L34
RESERVED_8 1.5V_3 EC_USBP2_D-
49 RESERVED_9 GND11 50 1 2 ECE_USBP2- 30
51 52 EC_USBP2_D+ 4 3 ECE_USBP2+ 30
RESERVED_10 3.3V_2
DLW21SN900SQ2B_NC
TYC_1775838-1
R222 0
1 2

R223 0 Reserved common


1 2 choke for EMI.
ESD2
JSIM1 UIM_RESET UIM_VPP UIM_PWR
1 1 6 6
UIM_PWR 5 6 2 5
VCC GND UIM_CLK 2 5 UIM_DATA
3 3 4 4
UIM_RESET 3 4 UIM_VPP
RST VPP
2

C265 C274 CDA6C05GTH C273 C268 C272


UIM_CLK 1 2 UIM_DATA 33P_50V 33P_50V 33P_50V 33P_50V 1U_10V
CLK DATA
D D
1

SUY_254020MA006S522ZL
QUANTA
Place as close as possible to JMINI connector
Title
COMPUTER
MINI-PCI

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 27 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

A A
CON1

L39
J1 RJ_TIP 1 2
41 RJ_TIP
2 RJ_TIP SBK160808T-301Y-S RJ_TIP_R 1
L5 RJ_RING_R 2
1 RJ_RING RJ_RING 1 2
41 RJ_RING
SBK160808T-301Y-S
MLX_53398-0271

1
C371 C370

5
6
ICH_AZ_MDC_SDOUT 300P_3KV_NC 300P_3KV_NC FOX_JM34613-L002-7F

2
1

R24
10_NC
2
2

C25
10P_50V_NC
1

B B

R36 0_NC
H5 1 2
J14 HOLE-C118D63P2_NC

Q8
BSS138_NL
MDC_NUT
11 ICH_AZ_MDC_RST# 3 1 ICH_AZ_MDC_RST1#

1
J3

2
+5V_SUS
1 MDC 2

2
GND_1 RES0

2
11 ICH_AZ_MDC_SDOUT ICH_AZ_MDC_SDOUT 3 4 R37
IAC_SDATA_OUT RES1 100K
5 GND_2 3.3V 6 +3.3V_SUS
ICH_AZ_MDC_SYNC 7 8 R38
11 ICH_AZ_MDC_SYNC

1
MDC_SDIN IAC_SYNC GND_3 10K
9 IAC_SDATA_IN GND_4 10
ICH_AZ_MDC_RST1# 11 12 ICH_AZ_MDC_BITCLK
ICH_AZ_MDC_BITCLK 11

1
IAC_RESET# IAC_BITCLK
30 MDC_RST_DIS#
TYC_1-1734054-2

NOTE : MDC DISABLE


If platform requires MDC disable,populate this circuit.
If MDC disable isn't required, connect ICH_AZ_MDC_RST# directly to
C
JMDC connector. C

R31 33 ICH_AZ_MDC_BITCLK +3.3V_SUS


1 2 MDC_SDIN
11 ICH_AZ_MDC_SDIN1

1
R317

2
10_NC
C396 C393

2
0.1U_10V 4.7U_10V

1
2
C405
10P_50V_NC

1
Place these caps
near MDC module.

D D

QUANTA
Title
COMPUTER
MDC CONN.

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 28 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

+5V_ALW
USIO2
R457 8.2K
1 2 DOCK_SMB_DAT CLK_PCI_5004
MEC5004 EC-07

1
R458 8.2K
1 2 DOCK_SMB_CLK
34 BREATH_LED
RESERVED_PWM1
45 OUT10/PWM0 128 PIN VTQFP CLKRUN# 64
CLK_PCI_5004
CLKRUN# 13,25,30
R475
R456 10K
T31 PAD
FAN2_PWM
46
47
OUT11/PWM1 PCI POWER PCI_CLK 58
56
CLK_PCI_5004 17
10_NC
T69 PAD OUT9/PWM2 SER_IRQ IRQ_SERIRQ 13,25,30,38
2 1 DOCK_SMB_INT# T30 PAD FAN3_PWM 48 SIRQ 66 SIO_EXT_SCI# 13

1 2
OUT2/PWM3 nEC_SCI/SPDIN2
13 SIO_EXT_SMI# 11 OUT7/nSMI
A 13 SIO_THRM# 50 OUT5/KBRST LAD0 60 LPC_LAD0 11,30,38 A
+3.3V_ALW 61 C706
LAD1 LPC_LAD1 11,30,38
4.7P_50V_NC
LPC BUS 62 LPC_LAD2 11,30,38

2
DEBUG_ENABLE# LAD2
67 SGPIO31/TIN1/SPCLK1 LAD3 63 LPC_LAD3 11,30,38
R459 8.2K
11 SIO_A20GATE 92 SGPIO34/A20M (6) LFRAME# 59 LPC_LFRAME# 11,30,38
1 2 PBAT_SMBDAT DOCK_SMB_INT# 1 57 Place close
41 DOCK_SMB_INT# SGPIO35 LRESET# PLTRST# 6,12,13,26,27,30,38
SFPI_EN
R460 8.2K
2
3
SGPIO36 SFR 102
to pin 58.
51 PSID_DISABLE# SGPIO37 HSTCLK ICH_EC_SPI_CLK 12
1 2 PBAT_SMBCLK
34 CAP_LED# 91 SGPIO40 GPIO HSTDATAIN 105 ICH_EC_SPI_DIN 12
34 SCRL_LED# 90 107 ICH_EC_SPI_DO 12
R472 4.7K
34 NUM_LED# 89
SGPIO41
SGPIO42
(13) HOST
HSTDATAOUT
1 2 SBAT_SMBDAT 4 103
12,32 SPI_CS# SGPIO43 FLCLK EC_FLASH_SPI_CLK 32
51 PS_ID 54 SGPIO44/MSCLK/SPCLK2 /8051 SPI FLDATAIN 106 EC_FLASH_SPI_DIN 32
+5V_RUN
R470 4.7K T92 PAD RUN_ON_D 55 108
SGPIO45/MSDATA/SPDOUT2 (8) FLDATAOUT EC_FLASH_SPI_DO 32
1 2 SBAT_SMBCLK VGA_IDENTIFY 69 SGPIO46/SPDIN1
34 LID_CL_SIO# 68 SGPIO47/SPDOUT1 FLCS0/OUT1 109 SIO_PWRBTN# 13
110 BATT_SEL# PAD T70
FLCS1/OUT3

8
6
4
2
DOCK_SMB_DAT 5
41 DOCK_SMB_DAT AB1A_DATA KSO[0..17]
DOCK_SMB_CLK KSO0 RP46
41 DOCK_SMB_CLK
PBAT_SMBDAT
6
7
AB1A_CLK ACCESS KSO0/GPIOC0 32
31 KSO1
KSO[0..17] 34
44,51 PBAT_SMBDAT AB1B_DATA KSO1/GPIOC1
44,51 PBAT_SMBCLK
PBAT_SMBCLK 8 AB1B_CLK BUS(4) KSO2/GPIOC2 30 KSO2 8P4R-4.7K
29 KSO3

7
5
3
1
KSO3/GPIOC3 CLK_KBD
28 KSO4 DAT_KBD
KSO4/GPIO0 KSO5 CLK_DOCK
48,49 AUX_EN 93 GPIO11/AB2A_DATA KSO5/GPIO1 27
94 25 KSO6 DAT_DOCK
42,48,49 SUS_ON GPIO12/AB2A_CLK KSO6/GPIO2
95 24 KSO7
22,31,42,45,46,48,49,50 RUN_ON GPIO13/AB2B_DATA KSO7/GPIO3
3,13 ITP_DBRESET# 96 GPIO14/AB2B_CLK
+3.3V_ALW SBAT_SMBDAT 111 23 KSO8
22,51 SBAT_SMBDAT GPIO87/AB1C_DATA KSO8/GPIOC4
SBAT_SMBCLK 112 20 KSO9
22,51 SBAT_SMBCLK GPIO86/AB1C_CLK KSO9/GPIOC5
B DAT_SMB 9 19 KSO10 B
31,35 DAT_SMB GPIO85/AB1D_DATA KSO10/GPIOC6
CLK_SMB 10 18 KSO11
31,35 CLK_SMB GPIO84/AB1D_CLK KSO11/GPIOC7
4
2

RP39
11 SIO_RCIN#
1 2
99
100
GPIO91/AB1E_DATA KEYBOARD 17 KSO12
13 SIO_EXT_WAKE# GPIO90/AB1E_CLK KSO12/OUT8
4P2R-4.7K 13 SIO_SLP_S5#
R600 0 97 GPIO93/AB1F_DATA /MOUSE KSO13/GPIO18 16 KSO13
98 15 KSO14
13 SIO_SLP_S3# GPIO92/AB1F_CLK (30) KSO14/GPIO4
14 KSO15
KSO15/GPIO5 +3.3V_ALW
35 FAN1_TACH 41
3
1

CLK_SMB FAN2_TACH GPIO15/FAN_TACH1 KSO16


T65 PAD 42 GPIO16/FAN_TACH2 GPIO KSO16/GPIOA0 13

1
DAT_SMB T66 PAD FAN3_TACH 43 12 KSO17
GPIO82/FAN_TACH3 KSO17/GPIOA1
(22) KSI[0..7]
KSI[0..7] 34
R234
T68 PAD FREE_GPIO83 117 40 KSI0 100K
GPIO83/32KHZ_OUT KSI0/SGPIO30
8051RX 81 39 KSI1 1 = Discrete Gfx.
27 8051RX

2
8051TX GPIO20/PS2CLK/8051RX KSI1/GPIO6 KSI2 VGA_IDENTIFY
82 38
27 8051TX GPIO21/PS2DAT/8051TX KSI2/GPIO7
37 KSI3 0 = UMA.
KSI3/GPIO8

1
75 36 KSI4
+3.3V_ALW 33 CLK_TP_SIO GPIO94/IMCLK KSI4/GPIO9
76 35 KSI5 R233
33 DAT_TP_SIO GPIO95/IMDAT KSI5/GPIO10
1 = Enabled. 34 KSI6 100K_NC
KSI6/GPIO17
1

52 33 KSI7
R454 0 = Disabled 35 ATF_INT#
1 2 73
GPIO96/TOUT1 KSI7/GPIO19
19,22 BIA_PWM

2
R238 0_NC GPIOA3/WINDMON CLK_DOCK
1K_NC EMCLK 79 CLK_DOCK 41
80 DAT_DOCK
EMDAT DAT_DOCK 41
CLK_KBD
MISCELLANEOUS 77 CLK_KBD 41
2

SFPI_EN HOST_DEBUG_TX KCLK DAT_KBD


27 HOST_DEBUG_TX 70 SYSOPT0/SGPIO32/LPC_TX KDAT 78 DAT_KBD 41
HOST_DEBUG_RX
27 HOST_DEBUG_RX 71 SYSOPT1/SGPIO33/LPC_RX (9)
1

42 RESET_OUT# 53 nRESET_OUT/OUT6 BC_CLK 87 BC_CLK 30


Place cap close to pin 121. +RTC_CELL
R453 34 BAT1_LED# 114
115
nBAT_LED BC BC_DAT 86
85
BC_DAT 30
34 BAT2_LED# nPWR_LED BC_INT# BC_INT# 30
1K 49
C 19,30,42,47,50 RUNPWROK PWRGD C
FWP# 84 121 MEC5004_VCC0
2

nFWP VCC0 R218 0


Flash Recovery. T72 PAD 72 TEST_PIN(NC)
2 1 22 21 +3.3V_ALW MEC5004_VCC0 2 1
C685 4.7U_6.3V VR_CAP VCC1_0
VCC1_1 44
VCC1_2 65

1
35,43,44 ACAV_IN 128 ACAV_IN VCC1_3 83
+3.3V_ALW Low = C259
34 MAIN_PWR_SW#
R461 1
127
2 100K 126
POWER_SW_IN0# POWER POWER VCC1_4 116
0.1U_10V
Write Protected. +RTC_CELL

2
POWER_SW_IN1#
1

34 SNIFFER_PWR_SW# 119 POWER_SW_IN2# SWITCH PLANES VSS_0 26


R477 120 51
48 ALWON ALWON (6) (14) VSS_1
100K T67 PAD SNIFFER_RTC_GPO 118 74
BGPO0 VSS_2 L62 BLM11A121S
VSS_3 88
113 1 2
2

FWP# MEC5004_XTAL1 VSS_4


122 XTAL1
MEC5004_XTAL2 MEC_AGND L63 BLM11A121S
124 XTAL2 CLOCK AGND 125
1

123 104 MEC_VCC_PLL 2 1 +3.3V_ALW


XOSEL(GND) VCC_PLL +3.3V_ALW
R476 Flash Write 101
VSS_PLL
2

100K_NC
Protect bottom

1
4K of internal R465 C704
2

1
bootblock flash. 10K MEC5004 0.1U_10V

2
C699 C678 C701 C715 C714
1

10U_6.3V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V

2
+3.3V_ALW
32KHz Clock. Place these caps close to MEC5004.
D D
2

W2
R468 0 Debug Serial Port
MEC5004_XTAL2 1 2 4 1 MEC5004_XTAL1 R480 R478

3 2
JDEBUG1 10K 10K
Flash Recovery Port.
QUANTA
1

5
1

8051RX
C697
22P_50V
32.768KHZ C700
22P_50V
4
3
8051TX
Title
COMPUTER
2

2 Ultra I/O Controller MEC5004


1 R479 0
JDEBUG2_NC 1 2 DEBUG_ENABLE# Size Document Number Rev
Not Stuff 0 ohm when doing Flash recovery. JM6 2A

Date: Thursday, September 08, 2005 Sheet 29 of 54


1 2 3 4 5 6 7 8
5 4 3 2 1

Place closely pin USIO2.


RP4
+3.3V_ALW 2 1 DOCK_SIO_ALERT# CLK_PCI_5018
4 3 SYS_PME#

1
6 5 PCIE_WAKE#
8 7 SBAT_ALARM#
R183
8P4R-10K 10_NC
RP40

2
2 1 PBAT_ALARM#
4 3 PWRUSB_OC#
USIO1

1
D 6 5 DBAY_MODPRES# D
8 7 C224
4.7P_50V_NC
ECE5018 Midway

2
8P4R-10K

PCIE_WAKE#
128 PIN VTQFP
27,38 PCIE_WAKE#
SYS_PME#
97
98
GPIOA[0] PCI POWER CLKRUN# 37
56 CLK_PCI_5018
CLKRUN# 13,25,29
25,40 SYS_PME# GPIOA[1] PCI_CLK CLK_PCI_5018 17
41 DOCK_SIO_ALERT# DOCK_SIO_ALERT# 99
GPIOA[2] SIRQ (3) SER_IRQ 39 IRQ_SERIRQ 13,25,29,38
51 PBAT_PRES# 100 GPIOA[3] DOCKING
43,51 SBAT_PRES# 101 GPIOA[4] LAD0 54 LPC_LAD0 11,29,38 PULLED UP
43 CHG_PBATT 102 GPIOA[5] LAD1 52 LPC_LAD1 11,29,38
Board ID Straps +3.3V_ALW 103 49 +3.3V_RUN
43 CHG_SBATT GPIOA[6] LAD2 LPC_LAD2 11,29,38
43 SBAT_LOW 104 GPIOA[7] LPC BUS LAD3 47
42
LPC_LAD3 11,29,38
LFRAME# LPC_LFRAME# 11,29,38
BID0 112 GPIOF[4] (8) LRESET# 41 PLTRST# 6,12,13,26,27,29,38

1
3
BID1 111 46 LPC_LDRQ0#
GPIOF[5] LDRQ0# LPC_LDRQ0# 11
BID2 110 44 RP6
GPIOF[6] LDRQ1# LPC_LDRQ1# 11
2

BID3 109 4P2R-S-100K


GPIOF[7]
DLAD0 55 D_LAD0 41
R175 R177 R181 R186 88 53
13,26 ICH_PCIE_WAKE# GPIOG[0] DLAD1 D_LAD1 41
10K_NC 10K_NC 10K 10K_NC
12 ICH_PME# 89 DOCKING LPC 50 D_LAD2 41

2
4
GPIOG[1] DLAD2 D_CLKRUN#
35 THERMTRIP_SIO 90 GPIO 48 D_LAD3 41
1

GPIOG[2] DLAD3
PAD T63
CBUS_GRST# 91 GPIOG[3] (8) DLFRAME# 43 D_LFRAME# 41
D_SERIRQ
BID0
26 CPPE# 92 GPIOG[4] (25) DCLK_RUN# 38 D_CLKRUN# 41
BID1 22 FPBACK_EN 93 45
GPIOG[5] DLDRQ1# D_DLDRQ1# 41
BID2 CB_HWSPND# 94 40 +3.3V_RUN
PAD T64 GPIOG[6] DSER_IRQ D_SERIRQ 41
BID3 95
3 CPU_PROCHOT# GPIOG[7]
BC_CLK 60 BC_CLK 29
2

C 41 DOCK_PWR_EN 26 GPIOH[4] BC BC_DAT 59 BC_DAT 29 C

2
34 SNIFFER_WIRELESS_ON/OFF# 27 GPIOH[5] BC_INT# 58 BC_INT# 29
R176 R178 R182 R187 32
24 MODPRES# GPIOH[6]
10K 10K 10K_NC 10K 33 65 PWRUSB_OC# R189 R579
25,26 SC_DET# GPIOH[7] GPIOB[0]/INIT# PWRUSB_OC# 31
66 100K 100K
PWRUSB_EN 31
1

GPIOB[1]/SLCTIN#
27 WLAN_RADIO_DIS# 105 82 HP_NB_SENSE 36,37

1
OUT65 GPIOB[2]/PD0
GPIOB[3]/PD1 81 DOCK_HP_MUTE# 36
R220 2 1 12K/F 127 80 D_DLDRQ1#
RBIAS GPIOB[4]/PD2 5V_CAL_SIO2# 35
+3.3V_ALW R219 2 1 10K 126 79 IMVP6_PROCHOT#
ATEST GPIOB[5]/PD3
GPIOB[6]/PD4 78 5V_CAL_SIO# 35
ECE5018 XTAL2 122 IMVP6_PROCHOT#
BID3 BID2 BID1 BID0 Board Revision ECE5018 XTAL1 123 XTAL2 PARALLEL GPIOB[7]/PD5 77 IMVP6_PROCHOT# 47
XTAL1/CLKIN
0 0 0 0 ENG1 (M00) PORT (17) GPIOC[0]/PD6 76 SPDIF_SHDN 36
0 0 0 1 ENG2 (X00) 12 USBP1+ 9 75 1 2
USBDP0 GPIOC[1]/PD7 LOM_CABLE_DETECT 38
0 0 1 0 ENG3 (X01) 12 USBP1- 10 67 R602 0_NC To MDC disable ckt.
USBDN0 GPIOC[2]/SLCT MDC_RST_DIS# 28
0 0 1 1 ENG4 (X02) 27 ECE_USBP1+ 13 68 Reserved.
USBDP1 GPIOC[3]/PE ADAPT_OC 44
0 1 0 0 QT (X03) To Express Card Pwr Switch.
0 1 0 1 RAMP (A00)
27 ECE_USBP1- 12
15
USBDN1 USB GPIOC[4]/BUSY 69
70 SIO_GFX_PWR
EXPRCRD_STDBY# 26
27 ECE_USBP2+ USBDP2 GPIOC[5]/ACK# T95 PAD
27 ECE_USBP2- 16 USBDN2 (19) GPIOC[6]/ERROR# 71 YPRPB_DET#
T96 PAD
33 ECE_USBP3+ 19 USBDP3 GPIOC[7]/ALF# 73 NB_MUTE 36
33 ECE_USBP3- 18 USBDN3
24 ECE_USBP4+ 21 74 AC_OFF
USBDP4 GPIOD[0]/STROBE# T97 PAD
24 ECE_USBP4- 22 USBDN4
24MHz Clock 1 RXD0
GPIOE[0]/RxD RXD0 31
38 LOM_TPM_EN# 63 2 TXD0
GPIOD[3]/VBUS_DET GPIOE[1]/TxD TXD0 31
R204 1M RTS0#
1 2
38 LOM_LOW_PWR 28
29
GPIOD[4]/OCS1_N UART GPIOE[2]/RTS# 3
4 DSR0#
RTS0# 31
36 AUDIO_AVDD_ON GPIOD[5]/OCS2_N GPIOE[3]/DSR# DSR0# 31
36 BEEP 30 GPIOD[6]/OCS3_N (8) GPIOE[4]/CTS# 5 CTS0#
CTS0# 31
+3.3V_SUS
31 84 DTR0#
PAD T93 GPIOD[7]/OCS4_N GPIOE[5]/DTR# DTR0# 31
B Y1 R568 0 83 RI0# B
GPIOE[6]/RI# RI0# 31

2
ECE5018 XTAL1 1 2 1 2 ECE5018 XTAL2 EC_VDDA 125 6 DCD0#
VDDA33PLL GPIOE[7]/DCD# DCD0# 31
8 VDDA33_0
24MHz 14 113 R167
VDDA33_1 IRTX IRTX 33
1

10K
C240 C236 C262 C864
20
11
VDDA33_2 IRCC IRRX 114
61 SBAT_ALARM#
IRRX 33
SBAT_ALARM# 51

1
VSS_0 GPIOD[1]/CIRTX
33P_50V 33P_50V 4.7U_6.3V 4.7U_6.3V 17 (8) 62 PBAT_ALARM#
PBAT_ALARM# 51
2

VSS_1 GPIOD[2]/CIRRX DBAY_MODPRES# RI0#


23
36
VSS_2 POWER PLANES GPIOF[0]/IRMODE/IRRX3A 118
117
DBAY_MODPRES# 31
VSS_3 GPIOF[1]/IRRX2 USB_BACK_EN# 31
51 VSS_4 (21) GPIOF[2]/IRTX2 116 USB_SIDE_EN# 31
72 VSS_5 GPIOF[3]/IRMODE/IRRX3B 115 IRMODE 33
87 VSS_6
96
121
VSS_7 SIO GPIOH[0] 24
25
DOCKED 39,41
CLK_SIO_14M
+3.3V_ALW VSS_8 GPIOH[1] QBUFEN# 40
128 VSS_9 RESET SYSOPT1/GPIOH[2] 106 T28 PAD

1
L33 +3.3V_ALW 34 107
VCC1_0 (4) SYSOPT0/GPIOH[3] T98 PAD
1 2 EC_VDDA 57
BLM18PG181SN1 VCC1_1 CLK_SIO_14M R168
85 VCC1_2 14 MHz_IN 64 CLK_SIO_14M 17
108 10_NC
VCC1_3
1

119

2
C246 C261 C260 VCC1_4
0.1U_10V 0.1U_10V 0.1U_10V 120
MISCELLANEOUS
2

VDD18

1
86 CAP_LDO (4) TEST_PIN 35 T29 PAD
124 7 C214
VDDA18PLL PWRGD RUNPWROK 19,29,42,47,50
4.7P_50V_NC

2
2

C226 C229 C213 C243 ECE5018


4.7U_6.3V 0.1U_10V 4.7U_6.3V 4.7U_6.3V
1

A A
2

C212
0.1U_10V
C221
0.1U_10V
C225
0.1U_10V
C244
0.1U_10V
C218
0.1U_10V
QUANTA
1

Title
COMPUTER
Ultra I/O Controller EEC5018
Place these caps near ECE5018.
Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 30 of 54


5 4 3 2 1
1 2 3 4 5 6 7 8

L6 +3.3V_SUS
1 2 USBP3 D- C388 0.1U_50V U28
12 USBP3-
4 3 USBP3 D+ 1 2 28 26 CP1 JCOM1
12 USBP3+ C1+ VCC
1 2 RI0 5

1
DLW21SN900SQ2B_NC 24 C376 0.47U_25V 3 4 DTR0 RI0 9
C366 0.47U_25V C1- C389 CTS0 DTR0
V+ 27 1 2 5 6 4
R23 0 1 2 1 0.1U_10V 7 8 TXD0# CTS0 8

2
C2+ C368 0.47U_25V TXD0#
1 2 3
2 3 1 2 8P4C-270P_50V RTS0 7
R25 0 C2- V- RXD0# 2
1 2 14 9 TXD0# CP2 DSR0 6
30 TXD0 T1IN T1OUT
13 10 RTS0 1 2 RTS0 DCD0 1
A 30 RTS0# T2IN T2OUT A
L9 12 11 DTR0 3 4 RXD0#
30 DTR0# T3IN T3OUT
4 3 USBP4 D- 5 6 DSR0
12 USBP4-
1 2 USBP4 D+ 20 7 8 DCD0
12 USBP4+ R2OUTB
DCD0 4 19 FOX_DS00191-MT221-7F
R1IN R1OUT DCD0# 30
DLW21SN900SQ2B_NC RI0 5 18 8P4C-270P_50V
R2IN R2OUT RI0# 30
RXD0# 6 17
R3IN R3OUT RXD0 30
R35 0 CTS0 7 16
R4IN R4OUT CTS0# 30
1 2 DSR0 8 15
R5IN R5OUT DSR0# 30
R32 0
22,29,42,45,46,48,49,50 RUN_ON 22 FORCEOFF INVILID 21 PAD T48
Place these beads close to JCOM1 as soon as possible
1 2 +3.3V_SUS 23 FORCEON GND 25

MAX3243CPWR
If MAX3243 pin 22 tied to RUN_ON,then it can not support Ring Out
L7
1 2 USBP5 D-
12 USBP5-
4 3 USBP5 D+
12 USBP5+
DLW21SN900SQ2B_NC
Ext Side JUSB3
R29 0 +5V_SUS FOX_UB1112C-TB210-7F
1 2 +USB_SIDE_PWR 1
U35 V1+
R30 0 2 1 +USB_SIDE_PWR 5
IN GND V2+
1 2
USBP4 D- 2
+USB_SIDE_PWR DATA1_L
30 USB_SIDE_EN# 3 EN1# OUT1 7
L40 8 USBP3 D- 6
OC1# USB_OC3_4# 12 DATA2_L
1 2 USBP6 D-
12 USBP6-
4 3 USBP6 D+ 4 6 +USB_SIDE_PWR USBP4 D+ 3
12 USBP6+ EN2# OUT2 DATA1_H

1
B
OC2# 5 B
DLW21SN900SQ2B_NC C404 C3 USBP3 D+ 7 DATA2_H

1
0.1U_10V 10U_10V_NC

2
R314 0 + C395

SHEIL1

SHEIL2

SHEIL3

SHEIL4
4 GND1
1 2 TPS2062 150U_6.3V
8

2
GND2

1
R310 0
1 2 C29 C30

10

11

12
0.1U_10V 0.1U_10V

2
+5V_SUS
U2
2 IN GND 1

3 7 +USB_BACK_PWR
30 USB_BACK_EN# EN1# OUT1
OC1# 8 USB_OC5_6# 12
+USB_BACK_PWR
4 EN2# OUT2 6 Ext Back
1

1
5 JUSB1
C5 C403 OC2#
SUY_020133MR004S525ZL

1
0.1U_10V 10U_10V_NC +USB_BACK_PWR 1
2

2 V+
+ C304 + C6
TPS2062 150U_6.3V 150U_6.3V USBP6 D- 2
USBP6 D+ DATA_L
3

2
DATA_H
Each channel is SHIELD1 5

1
4 GND SHIELD2 6
1A C24
0.1U_10V

2
C C

JUSB2
+PWR_SRC
C19 0.1U_10V FOX_UB11193-8M6-7F
FS1 L8 1 2 +USB_BACK_PWR 1
SMD1812P150TF/24 BLM21PG600SN1D V+
6
4 5 1 2 1 2 USB_PWR_SRC USBP5 D- 2 DATA_L
2
1

1 USBP5 D+ 3 DATA_H
1

1
1

R40 C32 Q11 C27 4


3

100K 0.47U_25V FDC658P_NL R26 0.1U_50V GND1


2

100K 2 USB_PWR_SRC 5
2

PWR_SRC
PUSB_SDA 6
2

SDA
R315 1 150

SHEIL1
SHEIL2
SHEIL3
SHEIL4
SHEIL5
PWRUSB_OC# 30 30 DBAY_MODPRES# 2 7 SAL
2

GND2
3

R39 PUSB_SCL 8
10K Q9 SCL
2
2N7002W-7-F_NC

9
10
11
12
13
14
1
C392
3 1

PUSB_SDA 1000P_50V_NC
1

PUSB_SCL

2
2

2 Q12 R28 C26


30 PWRUSB_EN
1

2N7002W-7-F 200K 0.1U_50V


D Q10 2 2 Q3 D
1

2N7002W-7-F 2N7002W-7-F
2
3

29,35 DAT_SMB
QUANTA
29,35 CLK_SMB
Title
COMPUTER
SERIAL PORT & USB

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 31 of 54


1 2 3 4 5 6 7 8
A B C D E

4 4

8Mbit (1M Byte), SPI RTC BATTERY


+3.3V_SUS +RTC_CELL +3.3V_RTC_LDO +PWR_SRC

3 D10 3

1
U20
R474 R469 1 2 3 1
OUT IN
10K 10K 4 5/3#
CH751H-40HPT

1
2 5 C285
2

2
U45 C287 GND SHDN 1U_25V
1 8 2.2U_6.3V MAX1615_NC
12,29 SPI_CS#

2
CE# VDD
29 EC_FLASH_SPI_CLK 6 SCK

1
5 C703
29 EC_FLASH_SPI_DO SI
R471 1 2 47 2 7 0.1U_10V D18
29 EC_FLASH_SPI_DIN SO HOLD# R418 1K J13

2
3 4 1 2 +RTC_1 1 2 +RTC 1
WP# VSS
2
SST_SST25LF080A CH751H-40HPT

2
MLX_53261-0271 RTC-BATTERY
C647
1U_25V

1
2 2

1 1

QUANTA
Title
COMPUTER
FLASH & RTC

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 32 of 54


A B C D E
1 2 3 4 5 6 7 8

+5V_RUN

Touch Pad

1
3
BIO
+3.3V_RUN RP25
JP1 4P2R-4.7K
1 2

2
4
3 4

1
A A
C200
5 6 SP_GND 34
0.1U_10V 26 UPD- 7 8 SP_X 34
26 UPD+ SP_Y 34

2
9 10
+3.3V_RUN 11 12 SP_V+ 34
R156 BLM11A601S
13 14
15 16 1 2 CLK_TP_SIO 29
34 LID_CL# 17 18 1 2 DAT_TP_SIO 29
+3.3V_ALW TP_VCC R157 BLM11A601S
19 20
Lid Switch(Hall) FOX_HT1310F

2
4
6
8

2
4
6
8
+3.3V_ALW +5V_RUN
R153 0
CP3 CP10 TP_VCC 1 2
8P4C-10P_50V 8P4C-10P_50V
1 C193

1
0.1U_10V C186 C192

1
3
5
7

1
3
5
7
0.1U_10V 0.047U_10V
2

2
B B

Bluetooth
+3.3V_RUN

J2
1 GND Activity LED 2 LED_BT_OUT 27,34
3 3.3V(Logic) COEX2 4 COEX2_WLAN_ACTIVE 27
13 BT_RADIO_DIS# 5 Radio Enable/Disable# COEX1 6 COEX1_BT_ACTIVE 27
PAD T3 7 RSVD USB- 8 ECE_USBP3- 30
30 ECE_USBP3+ 9 USB+ GND 10

TYC_1566995-1

2
1

1
R34 R10
C11 C10 10K 10K C9
0.1U_10V 100P_50V 33P_50V
2

2
1

1
C C

FIR

+3.3V_RUN

Total require 1/4W, ~3.6 ohm


1

C215
1

4.7U_10V
2

R180
47
Total require 1/8W U16
2

IR_LEDA 1 IREDA
2 IREDC
IRTX 3
30 IRTX TXD
IRRX 4
30 IRRX RXD
IRMODE 5
30 IRMODE SD/MODE
FIR_VCC 6 VCC
7 MODE
1

D 8 GND
D
1

R172 C219 R173


10K 4.7U_10V C220 10K TFDU6102C-TR3
0.1U_10V
QUANTA
2

2
2

Title
COMPUTER
TOUCH PAD & BULE TOOTH & FIR

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 33 of 54


1 2 3 4 5 6 7 8
A B C D E

+3.3V_RUN
HDD activity LED. Keyboard Connector Sniffer Switch SW1
JKB1
KSO[0..17] SNIFFER1 4
29 KSO[0..17] 1 GUN
KSO10
2

1
KSO11
3

1
R248 KSO9 3
100K_NC KSO14 4 G
KSO13 5
4 47K 6 4
R27 0 Q2 KSO15

2
DDTA114YUA-7-F KSO16 7
11 SATA_ACT# 2 1 2 8 2 ON
10K KSO12
KSO0 9
KSO2 10 SNIFFER2
11 1 S
KSO1

3
HDD_LED KSO3 12
HDD_LED 41 13
KSO8 FOX_1BS008-13130-7F
KSO6 14
KSO7 15 35
KSO4 16 36
KSI[0..7] 17 37 SP_GND 33
KSO5
Blue tooth LED. 29 KSI[0..7]
KSI0 18
19
38
39
SP_X 33
SP_V+ 33
+3.3V_RUN
R20 560 D5 KSI3
20 40 SP_Y 33

1
+5V_RUN 1 2 2 1 KSI1
KSI5 21 R224
LTST-C191TBKT KSI2 22 100K
KSI4 23
KSI6 24 R227 10K

2
25

3
KSI7 2 1 SNIFFER1
26 30 SNIFFER_WIRELESS_ON/OFF#
2 Q7 POWER_SW#
27,33 LED_BT_OUT 35 POWER_SW# 27

1
2N7002W-7-F R237 2 1 330
29 NUM_LED# 28
R235 2 1 330 C263
29 CAP_LED#

1
R236 29
29 SCRL_LED# 2 1 330 1U_10V

2
KSO17 30
31
+3.3V_RUN 32
33 +RTC_CELL
34
Power & Suspend.

1
3 +3.3V_SUS FOX_GS12403-0001K-8F 3
R247
100K
5

U3 R246 10K

2
CP8 CP7 CP5
29 SNIFFER_PWR_SW# 2 1 SNIFFER2
2 4 BREATH_PWRLED 8 7 KSI1 8 7 KSO4 8 7 KSO12
29 BREATH_LED

1
6 5 KSI3 6 5 KSO7 6 5 KSO16
4 3 KSI0 4 3 KSO6 4 3 KSO15 C305
7SH04 2 1 KSO5 2 1 KSO8 2 1 KSO13 1U_10V
3

2
8P4C-100P_50V_NC 8P4C-100P_50V_NC 8P4C-100P_50V_NC
CP9 CP6 CP4
8 7 KSI6 8 7 KSO3 8 7 KSO14
KSI4 KSO1 KSO9
6
4
5
3 KSI2
6
4
5
3 KSO2
6
4
5
3 KSO11 Hall Switch +3.3V_ALW
2 1 KSI5 2 1 KSO0 2 1 KSO10

Sniffer LED 8P4C-100P_50V_NC 8P4C-100P_50V_NC 8P4C-100P_50V_NC

1
+3.3V_SUS +3.3V_SUS R229
C145 C146 100K
1 2 KSI7 1 2 KSO17
R226 10

2
1

100P_50V_NC 100P_50V_NC 1 2
29 LID_CL_SIO# LID_CL# 33
Q23 Q24

1
DDTA114YUA-7-F DDTA114YUA-7-F
47K 47K
C266
2 2 0.047U_10V
SNIFFER YELLOW# 35 SNIFFER GREEN# 35

2
2 2
10K 10K +RTC_CELL

1
3

R216
SNIFFER Y_R SNIFFER G_R 100K

R205 10K

2
D11 29 MAIN_PWR_SW# 2 1 POWER_SW#
R184 220
WLAN

1
SNIFFER Y_R 2 1 3 1
C237 +3.3V_RUN
R185 220 1U_10V

2
SNIFFER G_R 2 1 2

1
12-22AUYSYGC/S530-A2/TR8
47K
D4 Q6
R19 470 LTST-C190GKT-DE 2 DDTA114YUA-7-F
27 LED_WLAN_OUT#
LED_WLAN_OUT#_R 1 2 2 1 10K
D1 Battery status. +3.3V_ALW +3.3V_ALW
R18 220 LTST-C190GKT-DE

3
BREATH_PWRLED 1 2 RBREATH_PWR_LED 2 1
Q5 Q4 LED_WLAN_OUT#_R
1

1
D2 DDTA114YUA-7-F DDTA114YUA-7-F
R17 470 LTST-C190GKT-DE
HDD_LED 1 2 RHDD_LED 2 1 47K 47K
1 D3 2 2 1
29 BAT2_LED# 29 BAT1_LED#
R22 220 10K 10K
BAT2_LED 1 2 RBAT2_LED 3 1

R21 220 QUANTA


3

BAT1_LED 1 2 RBAT1_LED 4 2
BAT2_LED BAT1_LED

19-22SURSYGC/S530-A2/TR8 Title
COMPUTER
SWITCH, KEYBOARD & LED

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 34 of 54


A B C D E
1 2 3 4 5 6 7 8

REM_DIODE1_N R580 0_NC


REM_DIODE3_N 2 1

1
1

1
C149 2 Q13

1
2200P_50V MMST3904 C86 C162 2 Q53 C690
2200P_50V_NC 2200P_50V MMST3904_NC 2200P_50V_NC

2
+3.3V_RUN

2
REM_DIODE1_P R581 0_NC

2
REM_DIODE3_P 2 1
A
Put C149 close to Guardian. Put C162,R580 & R581as close as A
R404 Put C86 close to Diode possable to Guardian.
10K
Put C690 close to Diode
1

FAN1_TACH 29 Place under CPU


Place near the bottom SODIMM
2

R405
0 +3.3V_SUS
C428 100P_50V_NC
D17 J6 Discrete 1 2
1

CHN202UPT_NC FAN1_VOUT C427 0.1U_10V_NC


FAN1_VOUT_FB 1 R582 0 R578 0
2 1 2
3

1 2 REM_DIODE3_P_R 2 1
3 R583 0 R577 0 U39
1

MLX_53398-0371 1 2 REM_DIODE3_N_R 2 1 1 8 CLK_SMB


C610 VDD SCLK
22U_10V 19 VGA_THERMDP 2 7 DAT_SMB
2

+3.3V_SUS D+ SDATA
Place R582 & R583 as close
1

+RTC_CELL as possable to Guardain and 19 VGA_THERMDN 3 6


D- ALERT#
R578 & R577 as close as THERMATRIP_VGA# 4 5
THERM# GND

1
C142 possable to 1032.
0.1U_10V ADM1032ARM_NC

2
2
+3.3V_ALW
R473 U12
H_THERMDC 3
10K
EMC 4000
2

2
R111
B 10K
29 ATF_INT# 17 ATF_INT#
QFN PIN40 DN1 36 REM_DIODE1_N C144 Can place and stuff this thermistor circuit for B
37 REM_DIODE1_P 2200P_50V additional sensor in Descrete Down Designs.

1
DP1 H_THERMDC
+RTC_CELL 18 34
1

R115 1K +RTC_PWR3V DN2 H_THERMDA


DP2 35 H_THERMDA 3
THERMTRIP_SIO 1 2 THERM_PWRGO 21 2 REM_DIODE3_N +5V_SUS +5V_SUS
13,42 SUSPWROK VSUS_PWRGD DN3
1 REM_DIODE3_P Put C144 close to Guardian.
DP3
29,43,44 ACAV_IN 4 ACAV_CLR

2
8 CLK_SMB
+RTC_CELL SMBCLK CLK_SMB 29,31
THERMTRIP_SIO 30 7 DAT_SMB R571 R572
30 THERMTRIP_SIO THERMTRIP_SIO SMDATA DAT_SMB 29,31
R124 1K 2.2K/F 10K
1 2 +3V_PWROK# 13 31
42 ICH_PWRGD# +3V_PWROK# LDO_POK 2.5V_RUN_PWRGD 42
2

38 24 THERM_LDO_SET R570 10K/NTC


34 POWER_SW#

1
R114 THERM_STP# POWER_SW# LDO_SET VCP_0
48 THERM_STP# 22 SYS_SHDN# 1 2
10K_NC

3
THERMATRIP1# 14 26 THERM_LDO_IN
THERMATRIP2# THERMTRIP1# LDO_IN_0 C857
15 28 2 5V_CAL_SIO# 30
1

THERMATRIP_VGA# THERMTRIP2# LDO_IN_1 2200P_50V


19 THERMATRIP_VGA# 16 25 +2.5V_RUN

1
THERM_STP# THERM_VEST THERMTRIP3# LDO_OUT_0 Q57
39 27

1
R112 1K VSET LDO_OUT_1 R109 4.7K 2N7002W-7-F
1 2 THERM_HW_LOCK# 29 23 LDO_SHDN#_ADDR 2 1 +3.3V_SUS
HW_LOCK# LDO_SHDN#_ADDR
Place near the bottom SODIMM.
FAN1_VOUT 6 R131 49.9/F
FAN_OUT +3VSUS_THRM
T55 PAD 33 FAN_DAC +3VSUS 12 2 1 +3.3V_SUS
May need to place and stuff this thermistor
10 3 VCP_0 PAD T58 circuit for additional sensor in Descrete Down
34 SNIFFER GREEN# GPIO1 VCP_0 VCP_1
34 SNIFFER YELLOW# 11 GPIO2 VCP_1 40 PAD T17 Designs.

1
19 GPIO3
+3.3V_SUS R139 2 1 10K_NC 20 5 +5V_RUN C152
R138 2 GPIO4 VDD_5V
1 10K_NC 32 9 0.1U_10V +5V_SUS +5V_SUS

2
GPIO5 VSS
C C

2
+3.3V_SUS EMC4000_QFN40~D
R590 R589
2.2K/F_NC 10K_NC
1

C617 needs to be placed


near Guardian IC. R408 R591 10K/NTC_NC

1
8.2K +5V_RUN +2.5V_RUN VCP_1 1 2

3
2

THERMATRIP1# C860 2 5V_CAL_SIO2# 30


1

2200P_50V_NC

1
C163 C168 C139 C136 Q59

1
3

R397 2.2K Q51 C617 0.1U_10V 10U_10V 0.1U_10V_NC 10U_4V 2N7002W-7-F_NC


2

+1.05V_VCCP 1 2 THERM_B1 2 MMST3904 0.1U_10V


+2.5V_RUN
2
1

3 H_THERMTRIP#

1
R396 0
R592 THERM_LDO_IN 1 2 +3.3V_RUN
31.6K/F_NC
+3.3V_SUS

2
+3.3V_SUS R122 8.2K THERM_LDO_SET This Value of R396

1
1 2 THERMATRIP_VGA# 1 C138 C137 can be 0.27 or 0 ohm
THERM_VEST 0.1U_10V_NC 1U_10V
and the package is
1

0603 R113

2
1

C613 needs to be placed R407 1K 1210.


8.2K C164 R136 package.
near Guardian IC. 0.1U_10V 332K/F
2

D D
2

THERMATRIP2# Note:
VSET = (Tp-70)/21, where Voltage margining
1

Tp = 70 to 101 degrees C. circuit for LDO


QUANTA
3

R394 2.2K Q50 C613 C155


1 2 THERM_B2 2 MMST3904 0.1U_10V R133 2200P_50V Tp set at 88 degrees C. output.For Vmargin
+1.05V_VCCP
118K/F stuff R31 and
Guardian temp tolerance =
COMPUTER
2

+-3 degrees C. R27=30K. R27=1K for


1

Title
6 THERMTRIP_MCH# production. FAN & THERMAL

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 35 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

+5V_SUS +5V_AMP_VCC INTERNAL SPEAKER AMP JSPK1


INT_SPK_R1 1
L35 INT_SPK_R2 1
W=40 mils 2 2
1 2 INT_SPK_L1 3
BLM21PG600SN1D INT_SPK_L2 3
4 4
NOTE:Speaker trace width

1
C303 C291 C292 C324 MLX_53398-0471
10U_10V 0.1U_10V 0.1U_10V 1U_10V should be minimum 10 Mils.

2
+5V_AMP_VCC

2
A A
U22
6 18 INT_SPK_R1 C686 C687 C688 C689
PVDD1 ROUT+ INT_SPK_R2 100P_50V_NC 100P_50V_NC 100P_50V_NC 100P_50V_NC
15 14

1
PVDD2 ROUT-
16 VDD
4 INT_SPK_L1
AUD_LINE_OUT_L C326 1 LOUT+
2 0.047U_25V LIN- 5 LIN- LOUT- 8 INT_SPK_L2
AUD_LINE_OUT_R C290 1 2 0.047U_25V RIN- 17 RIN- SPK_SHUTDOWN#
SHUTDOWN 19
PC_BEEP 9 LIN+
7 RIN+ NC 12
+3.3V_RUN
BYPASS 10 1
BYPASS GND1

2
+VDDA Close to U22. 11
C282 0.1U_16V AUD_GAIN0 GND2
2 GAIN0 GND3 13

1
1 2 AUD_GAIN1 3 20 R232
C327 C289 C314 GAIN1 GND4 100K
47P_50V_NC 47P_50V_NC 0.47U_10V TPA6017A2/FAN7031/LM4874

1
5

R221 C269 SPK_SHUTDOWN#


1 10K 0.1U_10V
30 BEEP
4 BEEP1 2 1 BEEP2 1 2 Q58 Q31

3
2 2N7002W-7-F_NC 2N7002W-7-F
13 SPKR
2

EAPD 2 2
+5V_AMP_VCC NB_MUTE 30
U19 R225
3

1
74LVC1G86GW 2.2K
GAIN0 GAIN1 AV RIN

1
R584
0 0 6dB 90K 10K_NC
1

1
0 1 10dB 70K

2
B R255 R252 B
1K_NC 1K 1 0 15.6dB 45K
PC_BEEP

2
AUD_GAIN0 1 1 21.6dB 25K
AUD_GAIN1
2

2
C330 C329 C854 C855
0.047U_25V 0.047U_25V 47P_50V_NC 47P_50V_NC R257 R249
1

1K 1K_NC

1 AZALIA (HD) CODEC R241 +VDDA


5.1K/F
All CODEC analog audio inputs and SENSE_A 1 2
outputs should be 5 Mil traces.
Close to Pin 9.

1
U21
R242 R243
11 ICH_AZ_CODEC_SDOUT
ICH_AZ_CODEC_SDOUT STAC9200 39.2K/F 20K
ICH_AZ_CODEC_BITCLK
11 ICH_AZ_CODEC_BITCLK
1 32 PIN QFN 9 SENSE_A R567 0_NC

3 2

3 2
NC1 SENSE_A
C
For tuning. 2 SDATA_OUT SPDIF GPIO0 21 1 2 HP_NB_SENSE 30,37 C
3 22 SPDIF_SHDN 30
R231 2 1 33 SDIN 5
BIT_CLK LINK I/O GPIO1
30 DOCK_HP_MUTE# HP_NB_SENSE 2 2
11 ICH_AZ_CODEC_SDIN0 SDATA_IN GPIO2 DOCK_HP_MUTE# 30 MIC_SWITCH 37
7 31 EAPD
11 ICH_AZ_CODEC_SYNC SYNC SPDIF_IN/EAPD/GPIO3
8 32 Q33 Q34
11 ICH_AZ_CODEC_RST#

1
RESET# SPDIF_OUT R217 0 2N7002W-7-F 2N7002W-7-F
For tuning.
SPDIF_OUT 1 2 SPDIF 41
CAP2 20 FILTER
CAP2
VREFOUT 19 VREFOUT 37
ICH_AZ_CODEC_BITCLK ICH_AZ_CODEC_SDOUT CAP2 VREE 18 AC97VREFI
VREFIN
10 CD_L ANALOG
2

11 NC2 I/O
1

R230 R228 12 Close to pin 18. +3.3V_RUN


22_NC 47_NC C283 C279 CD_R NB_MICIN_L
25 MONO_OUT UNIVERSAL MIC_L 13 NB_MICIN_L 37
0.1U_10V 1U_10V 14 NB_MICIN_R AC97VREFI
NB_MICIN_R 37
2

JACKS MIC_R

2
Close to pin 3. Close to pin 2. 15 INT_MIC_IN
INT_MIC_IN 37
2 1

2 1

LINE_IN_L
+VDDA 26 AVDD2 LINE_IN_R 16

1
+3.3V_RUN 6 DC/AC 23 AUD_LINE_OUT_L R585
C286 C284 DVDD LINE_OUT_L AUD_LINE_OUT_R C288 100K
24
22P_50V_NC 22P_50V_NC 17 POWER LINE_OUT_R
27 HP_OUT_L 1U_10V
HP_OUT_L 37
1

1
AVSS1 HP_OUT_L HP_OUT_R
Close to pin 20. 29 AVSS2 HP_OUT_R 28 HP_OUT_R 37
4 DOCK_HP_MUTE#
DVSS2

STAC9200N

+3.3V_RUN W=30 mil +VDDA W=20 mil +5V_SUS Default pop the LDO.When +VDDA +5V_RUN
U18 popped, no pop L32.
D D
1

C298 C293 C294 U18 +VDDA=4.75V L32


10U_10V 0.1U_10V 1U_10V C258 C256 C253 C254 C252 1 5 1 2
0.1U_16V 10U_10V 0.1U_10V 0.047U_25V 1U_10V Vin Vout BLM11A601S_NC QUANTA
2

2 GND
COMPUTER
1

1
30 AUDIO_AVDD_ON 3 EN BYP 4
C280 C281 C264 Title
1

TPS793475 2.2U_10V 0.1U_10V 0.047U_25V Azelia CODEC


2

C257
0.1U_10V Size Document Number Rev
2

JM6 2A

Date: Thursday, September 08, 2005 Sheet 36 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

+3.3V_RUN

C170
A A
1000P_50V

1
36 VREFOUT
R152 R126
100K 100K

2
R147 R140 HP_NB_SENSE
30,36 HP_NB_SENSE MIC_SWITCH 36
4.7K 4.7K
R149 C175 L26

2
4.99/F 2.2U_10V BLM11A121S 1 CON3
1 2 NB_MICIN_L3 1 2 NB_MICIN_L2 1 2 MIC_IN_L1 2
36 NB_MICIN_L
6
1 2 NB_MICIN_R3 1 2 NB_MICIN_R2 1 2 MIC_IN_R1 3
STEREO MIC
36 NB_MICIN_R
L24
R134 C166 BLM11A121S
4
5
LINE IN

1
4.99/F 2.2U_10V TYC_1775162-1
R146 R137 C176 C160 1 CON4
20K 20K 100P_50V 100P_50V 2
HEADPHONE

2
Note : HP_SPK_L1 and HP_SPK_L1 6
should be 5 mil traces 3 LINE OUT

2
C238 +3.3V_RUN 4
1U_16V U17 5
1 2 MAX4411_INL 13 9 HP_SPK_L1 L30 TYC_1775162-1
36 HP_OUT_L INL OUTL

2
1 2 MAX4411_INR 15 11 HP_SPK_R1 BLM11A121S
36 HP_OUT_R INR OUTR
4 L31 HP_SPK_L1 1 2 HP_SPK_L2
C267 NC1
NC2 6 BLM11A601S
1U_16V HP_NB_SENSE 14 8 HP_SPK_R1 1 2 HP_SPK_R2
SHDNR NC3

1
18 12 L29
SHDNL NC4 BLM11A121S
16

1
NC5

1
B C247 1 2 C1P 1 20 R403 B
1U_16V C1N C1P NC6 MAX4411_VDD C205 C185 0
3 C1N SVDD 10
19 100P_50V 100P_50V

2
PVDD
5 PVSS PGND 2
1

1
MAX4411_VSS 7 17
C245 C255 SVSS SGND C227
47P_50V 47P_50V MAX4411 1U_16V
2

2
1

C228
1U_16V
2

Note : Make sure Thermal Pad under MAX4411 is


not connected to GND.

+VDDA
2

R489
100K
+VDDA U46A
8

BA10358F E2 R495
1

C C
3 100K
1

1 2 1
2

R486 2
1

1K
C315 R494
4

2.2U_10V 100K
2

INT_MIC_C_L+
1
1

C717
2.2U_10V R490 +VDDA
1K
2

C727 R496 U46B


2

J11 0.1U_10V 10K BA10358F E2 C716


2 INT_MIC_L+ 2 1 INT_MIC_L1+ 1 2 INT_MIC_L2+ 5 0.1U_10V
7 INT_MIC_IN_OP 2 1 INT_MIC_IN 36
1 INT_MIC_L- 2 1 INT_MIC_L1- 1 2 INT_MIC_L2- 6
Only Single INT MIC
1

MLX_53398-0271 C719 R485


4

1 R491 0.1U_10V 10K


2 1K

M1 1 2
2

A-OF6027ZGF-P3R6 INT_MIC_C_L-
R493
1

100K
1

C718 R492
2.2U_10V 1K
2

D Place close to CODEC. D


2

QUANTA
Title
COMPUTER
AUDIO CONN

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 37 of 54


1 2 3 4 5 6 7 8
5 4 3 2 1

U38

C62 1 2 0.1U_10V PERP_C_3 +3.3V_LAN


12 PCIE_RX3+

12 PCIE_RX3-
C57 1 2 0.1U_10V PERN_C_3 BCM5752
LOM_XTALI L9 H9
XTALI GPIO0
LOM_XTALO M9 XTALO PIN 144 FPBGA GPIO1 H11

2
Clock(2) Miscellaneous GPIO2 C5
C4
LOM_CABLE_DETECT 30
Q39 C398 C402

E
GPIO3 LOM_LOW_PWR 30
CLK_PCI_LOM (8) H4 LOM_REGCTL25_PNP 1 BCP69T1 0.1U_10V 4.7U_10V

1
PERP_C_3 LOW_PWR R343 B
L3 PCIE_TXDP VMAINPRSNT G11 1 2 1K +3.3V_RUN C 4
1

C
PERN_C_3 M3 B6 R322 1 2 1K
R56 PCIE_TXDN VAUXPRSNT R324
M7 A2 1 2 4.7K +3.3V_LAN

2
D
33_NC 12 PCIE_TX3+ PCIE_RXDP ATTN_BTTN# LOM_REGSEN25 D
12 PCIE_TX3- L7
A4
PCIE_RXDN PCI-E +2.5V_LOM
27,30 PCIE_WAKE# WAKE#

1
M5 (9)
1 2

R323 4.7K_NC 17 CLK_PCIE_LOM REFCLK+ LOM_REGCTL12_PNP C407 C408


C56 1 2
17 CLK_PCIE_LOM# L5
B3
REFCLK- Regulator REGCTL12 J11
J12 LOM_REGSEN12 0.1U_10V 10U_6.3V

2
REFCLK_SEL REGSEN12
22P_50V_NC
6,12,13,26,27,29,30 PLTRST# B1 PERST# Control REGSUP12 K12 LOM_REGSUP12
M11 LOM_REGCTL25_PNP
(5)
2

REGCTL25 LOM_REGSEN25
Reserved for EMI. REGSEN25 M12

CLK_PCI_LOM +3.3V_LAN
17 CLK_PCI_LOM J8 LCLK 1W 2512
J7
11,29,30 LPC_LAD0
L10
LAD0
A8 R321 2 1 1.18K/F LOM_REGSUP12 package.
30 LOM_TPM_EN# 11,29,30 LPC_LAD1 LAD1 RDAC
J5 M4 R43 1 2 4.7K R318 1R/F_1W
11,29,30 LPC_LAD2 LAD2 SERIAL_DO/TPM_STATUS
2

K9 J1 R48 1 2 4.7K_NC +3.3V_LAN 1 2


11,29,30 LPC_LAD3 LAD3 SERIAL_DI

3
R60 11,29,30 LPC_LFRAME# J9 LFRAME# TPM GPHY_TVCOI C6

2
0 6,12,13,26,27,29,30 PLTRST# M10
H7
LRESET#
(12) Test TRST# D4
F3 LOM_REGCTL12_PNP 1 MMJT9435T1 C399 C397
13,25,29,30 IRQ_SERIRQ SERIRQ TDI

2
TPM_EN# TPM_EN# J6 (9) B5 Q40 0.1U_10V 4.7U_10V
2 1

1
TPM_EN# TCK

1
R41 1 2 10K/F G4 E3 R54 R42
R46 TPM_GPIO0 TMS
1 2 10K/F J3 B4 4.7K_NC 0_NC C425

2
4
R63 R45 TPM_GPIO1 TDO
1 2 10K/F H3 470P_50V_NC

2
4.7K_NC TPM_GPIO2

1
+1.2V_PCIE_PLLVDD LOM_REGSEN12
PLL&Bias PCIE_PLLVDD K6 +1.2V_LOM
1

LOM_TRD3- B12 G12 +1.2V_GPHY_PLLVDD Monitor


39 LOM_TRD3- TRD3-
Supply(3)GPHY_PLLVDD

1
LOM_TRD3+ B11 A12 +2.5V_BIASVDD GPHY PLL
39 LOM_TRD3+ TRD3+ BIASVDD
LOM_TRD2- C12 C418 C421
39 LOM_TRD2- TRD2- clk for
LOM_TRD2+ 0.1U_10V 10U_6.3V
39 LOM_TRD2+ C11 Media

2
LOM_TRD1- TRD2+ debug.
39 LOM_TRD1- D12 TRD1-
C Y3 R347 200
39 LOM_TRD1+
LOM_TRD1+ D11 TRD1+ (8) VDDC_0 D5 +1.2V_LOM C
LOM_XTALI 1 2 1 2 LOM_XTALO LOM_TRD0- E12 D6
39 LOM_TRD0- TRD0- VDDC_1
LOM_TRD0+ E11 D7
39 LOM_TRD0+ TRD0+ VDDC_2
1

25MHz D8
C443 C444 VDDC_3
VDDC_4 H5
27P_50V 27P_50V H6 R75 0 0603 package.
2

VDDC_5 +1.2V_PCIE_SDSVDD
25MHz +-25 ppm 39 LOM_SPD10LED_GRN# A9 LINKLED# VDDC_6 J4 2 1 +1.2V_LOM
50uW Crystal. 39 LOM_SPD100LED_ORG# B9
A10
SPD100LED# LED VDDC_7 H8
L22
SPD1000LED#

2
39 LOM_ACTLED_YEL# B8 TRAFFICLED# (4) VDDIO_0 A3 +3.3V_LAN 1 2
C2 C61 C67 BLM11A601S_NC
VDDIO_1 0.1U_10V_NC 4.7U_10V_NC
D10

1
VDDIO_2
+3.3V_LAN VDDIO_3 F1
LOM_SCLK C9 G10
SCLK VDDIO_4
2

LOM_SI E10 J2
LOM_SO SI VDDIO_5
R311 R312 LOM_CS#
D9
C10
SO Flash(SPI) VDDIO_6 L1
L12 +2.5V_LOM Place filter & caps if noise margin is above spec definition.
+3.3V_LAN CS# VDDIO_7
4.7K 4.7K LOM_NV_STRAP0 M2 NV_STRAP0 (6)
U27 LOM_NV_STRAP1 M1 A5
1

LOM_SCLK NV_STRAP1 VDDP_0


6 VCC SCK 2 VDDP_1 G3

1
5 8 LOM_SI L11 Place filters & 0.1uF close to the power pin. Minimize the
WP# SO LOM_SO VDDP_2 C438 C49
3 RESET# SI 1
LOM_CS#
Digital 0.1U_10V 0.1U_10V
loop pathfrom pin to cap to power feed via.The length of
7 4 13,17,26,27 ICH_SMBDATA C7 SMBUS B2

2
GND CS# SMB_DATA VSS_0 the path from the ground side of the cap to the ground via
13,17,26,27 ICH_SMBCLK C8 SMB_CLK Power Supply VSS_1 B10
2

AT45BCM021B (2) (42) VSS_2 E4 should also be minimized.


U1 VSS_3 E5
R313 E6 +2.5V_LOM +2.5V_LOM +2.5V_LOM
LOM_SCLK 4.7K_NC VSS_4
6 VCC C 2 A1 NC_01 VSS_5 E7

1
5 8 LOM_SI A6 E8
1

W# Q LOM_SO NC_02 VSS_6 L42 L44 L43


B
3 RESET# D 1 A7 NC_03 VSS_7 E9 B
7 4 LOM_CS# B7 F4 BLM11A601S BLM11A601S BLM11A601S
VSS S# NC_04 VSS_8
1

C1 NC_05 VSS_9 F5
C361 STM45PE20_NC C3 F6
0.1U_10V NC_06 VSS_10
D1 F7
2

2
NC_07 VSS_11 +2.5V_BIASVDD +2.5V_XTALVDD +2.5V_AVDD
D2 NC_08 VSS_12 F8
D3 NC_09 VSS_13 F9

1
E1 NC_10 VSS_14 G5
E2 G6 C409 C429 C410
LOM_TRD3- NC_11 VSS_15 0.1U_10V 0.1U_10V 0.1U_10V
F2 G7

2
LOM_TRD3+ NC_12 VSS_16
G1 NC_13 VSS_17 G8
LOM_TRD2- G2 L2
LOM_TRD2+ NC_14 VSS_18
G9
H1
NC_15 NC Pin VSS_19 L6
M6 +1.2V_LOM +1.2V_LOM +1.2V_LOM
NC_16 VSS_20
2

H2 NC_17 (30)
H10 K4 +1.2V_PCIE_SDSVDD
NC_18 PCIE_SDSVDD

1
R334 R335 R325 R326 Reserved pull-up J10 H12 +2.5V_XTALVDD
49.9/F 49.9/F 49.9/F 49.9/F NC_19 XTALVDD L17 L20 L21
to use M45PE20. K1 NC_20
K2 BLM11A601S BLM11A601S BLM11A601S
1

+3.3V_LAN NC_21
K3 NC_22
K5 NC_23 Analog
1

K7

2
NC_24
C417 C411 K8 NC_25 Power Supply +1.2V_AVDDL +1.2V_GPHY_PLLVDD +1.2V_PCIE_PLLVDD
2

0.1U_10V 0.1U_10V K10 A11 +2.5V_AVDD


(4)
2

NC_26 AVDD_0

2
R49 R47 K11 F12
4.7K_NC 4.7K_NC NC_27 AVDD_1 +1.2V_AVDDL C45 C48 C53 C54 C73 C68
L4 NC_28 AVDDL_0 F10
LOM_TRD1- L8 F11 0.1U_10V 4.7U_10V 0.1U_10V 4.7U_10V 0.1U_10V 4.7U_10V

1
LOM_TRD1+ NC_29 AVDDL_1
M8
1

LOM_TRD0- LOM_NV_STRAP0 NC_30


LOM_TRD0+ LOM_NV_STRAP1
A LOM 5752 A
2

R338 R340 R336 R337 +1.2V_LOM +3.3V_LAN


49.9/F 49.9/F 49.9/F 49.9/F QUANTA
1

COMPUTER
1

Place caps and


1

resistors near LOM C44 C38 C50 C39 C47 C51 C46 C52 C401 C442 C41 C40 Title
C426 C422 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 0.1U_10V 4.7U_10V 0.1U_10V 0.1U_10V 0.1U_10V Broadcom 5752
2

and must be rated 0.1U_10V 0.1U_10V


2

as latest 1/16W. Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 38 of 54


5 4 3 2 1
A B C D E

TRANSFORM+RJ45
4 4

+2.5V_LOM

24nH is a suggested value. 0603 package.

2
Actual value will be systgem dependent.
Must use 0603 package for lower DC resistance. R316 L41
0 BLM11A601S_NC

1
U4

L19 1 2 0603CS-240EJTS TRD0N_L 2 48 NB_LOM_TRD0- NB_LOM_TRCT1


38 LOM_TRD0- A0 0B1
L18 1 2 0603CS-240EJTS TRD0P_L 3 47 NB_LOM_TRD0+ NB_LOM_TRCT2
38 LOM_TRD0+ A1 1B1
L16 1 2 0603CS-240EJTS TRD1N_L 7 43 NB_LOM_TRD1- NB_LOM_TRCT3
38 LOM_TRD1- A2 2B1
L14 1 2 0603CS-240EJTS TRD1P_L 8 42 NB_LOM_TRD1+ NB_LOM_TRCT4
38 LOM_TRD1+ A3 3B1
L13 1 2 0603CS-240EJTS TRD2N_L 11 37 NB_LOM_TRD2-
38 LOM_TRD2- A4 4B1 +3.3V_LAN
L12 1 2 0603CS-240EJTS TRD2P_L 12 36 NB_LOM_TRD2+
38 LOM_TRD2+ A5 5B1
L11 1 2 0603CS-240EJTS TRD3N_L 14 32 NB_LOM_TRD3- CON2
38 LOM_TRD3- A6 6B1
L10 1 2 0603CS-240EJTS TRD3P_L 15 31 NB_LOM_TRD3+
38 LOM_TRD3+ A7 7B1
LOM_ACTLED_YEL# 19 PI3L500 22 NB_LOM_ACTLED_YEL#
RJ45 Connector
38 LOM_ACTLED_YEL# LOM_SPD10LED_GRN# LED0 0LED1 NB_LOM_SPD10LED_GRN# NB_LOM_ACTLED_YEL# R3
38 LOM_SPD10LED_GRN# 20 LED1 1LED1 23 1 2 150 13 LED_Y_C
LOM_SPD100LED_ORG# 54 52 NB_LOM_SPD100LED_ORG# 14
38 LOM_SPD100LED_ORG# LED2 2LED1 LED_Y_A
3 17 46 NB_LOM_TRD0+ 11 3
30,41 DOCKED SEL 0B2 DOCK_LOM_TRD0- 41 TRD1+
5 45 NB_LOM_TRCT1 12
NC 1B2 DOCK_LOM_TRD0+ 41 TRCT1
DOCKED 41 NB_LOM_TRD0- 10
2B2 DOCK_LOM_TRD1- 41 TRD1-
+3.3V_LAN 4 40
SEL 0: RJ45. 10
VDD_1 3B2
35
DOCK_LOM_TRD1+ 41
NB_LOM_TRD1+ 4
VDD_2 4B2 DOCK_LOM_TRD2- 41 TRD2+
SEL 1: Dock. 18 VDD_3 5B2 34 DOCK_LOM_TRD2+ 41
NB_LOM_TRCT2 6 TRCT2
27 30 NB_LOM_TRD1- 5
VDD_4 6B2 DOCK_LOM_TRD3- 41 TRD2-
38 VDD_5 7B2 29 DOCK_LOM_TRD3+ 41
50 NB_LOM_TRD2+ 3
VDD_6 NB_LOM_TRCT3 TRD3+
56 VDD_7 0LED2 25 DOCK_LOM_ACTLED_YEL# 41 1 TRCT3
26 NB_LOM_TRD2- 2
1LED2 DOCK_LOM_SPD10LED_GRN# 41 TRD3-
2LED2 51 DOCK_LOM_SPD100LED_ORG# 41
NB_LOM_TRD3+ 8
NB_LOM_TRCT4 TRD4+
1 GND_1 7 TRCT4
6 NB_LOM_TRD3- 9
GND_2 TRD4-
9 GND_3 GND_9 33
13 39 NB_LOM_SPD100LED_ORG# R304 1 2 150 15
GND_4 GND_10 NB_LOM_SPD10LED_GRN# R303 1 LED_O_C
16 GND_5 GND_11 44 2 150 17 LED_G_C
21 GND_6 GND_12 49
24 GND_7 GND_13 53 16 LED_O/G_A
28 GND_8 GND_14 55
18 SHIELD1
19 SHIELD2
PI3L500

BLS_L830-1J1C-43

2 2

Reserve pull up.

NB_LOM_TRCT1
+3.3V_LAN NB_LOM_TRCT2
NB_LOM_TRCT3
NB_LOM_TRCT4
1

1
R320 R319 R44 C400 C394 C390 C391
10K_NC 10K_NC 10K_NC 0.1U_10V 0.1U_10V 0.1U_10V_NC 0.1U_10V_NC

2
Reserved for EMI.
2

LOM_ACTLED_YEL#
LOM_SPD10LED_GRN#
LOM_SPD100LED_ORG#

1 1

QUANTA
Title
COMPUTER
LAN SWITCH

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 39 of 54


A B C D E
1 2 3 4 5 6 7 8

+VCC_QBUF
D7 D6
1 2 VCC_QBUF_1 1 2
A +5V_RUN A

1
CH751H-40HPT CH751H-40HPT

1
C416 C414 C415 C412 R331
0.1U_10V 0.1U_10V 0.047U_10V 0.047U_10V 1K

2
PCI_AD[0..31] DOCK_AD[0..31]
12,25 PCI_AD[0..31] DOCK_AD[0..31] 41
U37

50
60
70
80
PCI_AD31 2 78 DOCK_AD31 +VCC_QBUF

VCC1
VCC2
VCC3
VCC4
PCI_AD30 A1 B1 DOCK_AD30
3 A2 B2 77
PCI_AD29 4 76 DOCK_AD29
PCI_AD27 A3 B3 DOCK_AD27
5 75 U5
PCI_AD28 A4 B4 DOCK_AD28 C35 0.1U_10V
6 A5 B5 74 47 BE1# VCC 48
PCI_AD26 7 73 DOCK_AD26 QUIETE# 35 36 1 2
PCI_AD25 A6 B6 DOCK_AD25 BE2# VCC
8 A7 B7 72
PCI_AD24 9 71 DOCK_AD24 2 46
A8 B8 12 PCI_PIRQA# A0 B0 DOCK_PIRQA# 41
PCI_AD24 3 45
A1 B1 DOCK_IDSEL 41
QUIETE# 79 1 4 44
OE1# NC1 25,30 SYS_PME# A2 B2 DOCK_PME# 41
PCI_GNT0# 5 43
12 PCI_GNT0# A3 B3 DOCK_GNT0# 41
PCI_AD23 12 68 DOCK_AD23 6 42
A9 B9 12,25 PCI_STOP# A4 B4 DOCK_STOP# 41
PCI_AD22 13 67 DOCK_AD22 7 41
A10 B10 12 PCI_PLOCK# A5 B5 DOCK_LOCK# 41
PCI_AD21 14 66 DOCK_AD21 8 40
A11 B11 12,25 PCI_SERR# A6 B6 DOCK_SERR# 41
PCI_AD20 15 65 DOCK_AD20 PCI_IRDY# 9 39
A12 B12 12,25 PCI_IRDY# A7 B7 DOCK_IRDY# 41
PCI_AD19 16 64 DOCK_AD19 10 38
A13 B13 12,25 PCI_C_BE3# A8 B8 DOCK_C_BE3# 41
PCI_AD18 17 63 DOCK_AD18 11 37
A14 B14 12,25,26 PCI_RST# A9 B9 DOCK_PCIRST# 41
B PCI_AD17 18 62 DOCK_AD17 B
PCI_AD16 A15 B15 DOCK_AD16
19 A16 B16 61 12,25 PCI_PAR 14 A10 B10 34 DOCK_PAR 41
PCI_FRAME# 15 33
12,25 PCI_FRAME# A11 B11 DOCK_FRAME# 41
69 OE2# NC2 11 12,25 PCI_C_BE1# 16 A12 B12 32 DOCK_C_BE1# 41
12,25 PCI_C_BE0# 17 A13 B13 31 DOCK_C_BE0# 41
PCI_AD15 22 58 DOCK_AD15 18 30
A17 B17 12,25 PCI_PERR# A14 B14 DOCK_PERR# 41
PCI_AD14 23 57 DOCK_AD14 19 29
A18 B18 12,25 PCI_DEVSEL# A15 B15 DOCK_DEVSEL# 41
PCI_AD13 24 56 DOCK_AD13 20 28
A19 B19 12,25 PCI_TRDY# A16 B16 DOCK_TRDY# 41
PCI_AD12 25 55 DOCK_AD12 21 27
A20 B20 12,25 PCI_C_BE2# A17 B17 DOCK_C_BE2# 41
PCI_AD1 26 54 DOCK_AD1 22 26
PCI_AD6 A21 B21 DOCK_AD6 A18 B18
27 A22 B22 53 23 A19 B19 25
PCI_AD3 28 52 DOCK_AD3
PCI_AD4 A23 B23 DOCK_AD4
29 A24 B24 51 1 NC1 NC2 13
12 GND GND 24
59 OE3# NC3 21
PI5C162861
PCI_AD5 32 48 DOCK_AD5
PCI_AD2 A25 B25 DOCK_AD2
33 A26 B26 47
PCI_AD0 34 46 DOCK_AD0
PCI_AD9 A27 B27 DOCK_AD9
35 A28 B28 45
PCI_AD11 36 44 DOCK_AD11
PCI_AD8 A29 B29 DOCK_AD8
37 A30 B30 43
PCI_AD7 38 42 DOCK_AD7
PCI_AD10 A31 B31 DOCK_AD10
39 A32 B32 41
GND1
GND2
GND3
GND4

49 OE4# NC4 31
10
20
30
40

PI5C34X2245B
C C

+3.3V_RUN

C373 0.1U_10V +3.3V_RUN


1 2

1
+3.3V_RUN C413
5

1
U29 0.1U_10V_NC
C385 0.1U_10V R333

2
PCI_GNT0# 2 4 1 2 100K
5

5
U34 U36

2
7SH04 2 30 QBUFEN# 2
3

+3.3V_RUN 4 4 QUIETE#
DOCK_OWNS_PCI 41
1 41 DOCK_PCI_EN# 1
C384 0.1U_10V
1 2 7SH08 7SH32
5

U33
PCI_IRDY# 2
4
PCI_FRAME# 1
D D
7SH08

QUANTA
Title
COMPUTER
Docking Q-SWITCH

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 40 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

+DOCK_PWR_SRC +DC_IN

J12A DOCK_AD[0..31] J12B


40 DOCK_AD[0..31]
P1 V1+ V5+ P5
P2 P6 DOCK_DET# S137 S205 DOCK_DET#
V2+ V6+ S137 S205
P3 V3+ V7+ P7 19,23 VGA_GRN S138 S138 S206 S206 DOCK_DAT_DDC2 19,23
P4 V4+ V8+ P8 S139 S139 S207 S207 DOCK_CLK_DDC2 19,23
19,23 VGA_BLU S140 S140 S208 S208
S1 S69 M_SEN# T4 PAD S141 S209
S2
S1
S2
S69
S70 S70 VGA_RED 19,23 30 D_LAD1 S142
S141
S142
S209
S210 S210
HSYNC
VSYNC
23
23
VGA
S3 S71 S143 S211
A 19
19
DVI_CLK-
DVI_CLK+ S4
S3
S4
S71
S72 S72 LPC 30
30
D_LAD2
D_LAD3 S144
S143
S144
S211
S212 S212 D_CLKRUN# 30
A

S5 S5 S73 S73 D_SERIRQ 30 S145 S145 S213 S213 D_LAD0 30


S6 S74 DOCK_AD1 S146 S214
S6 S74 DOCK_IDSEL 40 S146 S214 DOCK_SIO_ALERT# 30
DVI_T- S7 S75 DOCK_AD0 S147 S215
DVI DVI(4) DVI_T+ S8
S7
S8
S75
S76 S76
DOCK_AD3
S148
S147
S148
S215
S216 S216 DOCK_AD2
DOCK_AD5
S9 S9 S77 S77 D_DLDRQ1# 30 S149 S149 S217 S217
S10 S78 DOCK_AD4 S150 S218 DOCK_AD6
S10 S78 D_LFRAME# 30 S150 S218
DVI_T+ S11 S79 DOCK_AD7 S151
DVI_T- S11 S79 S151
+3.3V_RUN +3.3V_RUN
DVI(3) S12 S12 S80 S80
DOCK_AD9
S152 S152 S220 S220
S13 S13 S81 S81 DVI_SCLK 19 S153 S153
S82 DOCK_AD10 S154 S222 DOCK_AD12
S82 DVI_SDAT 19 S154 S222
S15 S83 DOCK_AD11 S155 S223 DOCK_AD13
51 DOCK_PSID S15 S83 DVI_DETECT 19 S155 S223
1

S84 DOCK_AD8 S156 S224


R329 R328 S84 S156 S224 DOCK_C_BE1# 40
S17 S17 S85 S85 DOCK_C_BE0# 40 40 DOCK_PAR S157 S157 S225 S225
10K_NC 22K_NC DVI_T+ S18 S86 S158 S226
S18 S86 40 DOCK_SERR# S158 S226 DOCK_PERR# 40
DVI(5) DVI_T- S19 S87 S159 S227
S19 S87 DOCK_AD14 40 DOCK_LOCK# S159 S227 DOCK_STOP# 40
S20 S88 S160 S228
2

S20 S88 DOCK_AD15 S160 S228 DOCK_TRDY# 40


S21 S21 S89 S89 40 DOCK_FRAME# S161 S161 S229 S229
DVI_T+ DVI_T- S22 S90 S162 S230 DOCK_AD17
19 DVI_TX2+ S22 S90 40 DOCK_C_BE2# S162 S230
S23 S91 DOCK_AD16 S163 S231 DOCK_AD18
19 DVI_TX2- S23 S91 S163 S231
1

S24 S92 S164 S232 DOCK_AD21


R330 R327 S24 S92 DOCK_DEVSEL# 40 DOCK_AD22 S164 S232
S25 S25 S93 S93 DOCK_IRDY# 40 S165 S165 S233 S233
22K_NC 10K_NC S26 S94 DOCK_AD23 S166 S234
19 DVI_TX1+ S26 S94 DOCK_AD24 S166 S234 DOCK_AD25 DOCK_C_BE3# 40
19 DVI_TX1- S27 S27 S95 S95 S167 S167 S235 S235
S28 S96 DOCK_AD19 S168 S236 DOCK_AD26
2

S28 S96 DOCK_AD20 DOCK_AD29 S168 S236


S29 S29 S97 S97 S169 S169 S237 S237
19 DVI_TX0+ S30 S30 S98 S98 40 DOCK_PME# S170 S170 S238 S238 PCI_REQ0# 12
19 DVI_TX0- S31 S31 S99 S99 S171 S171 S239 S239 DOCK_PCIRST# 40
S32 S100 DOCK_AD27 S172 S240
S32 S100 DOCK_AD28 19 TV_C S172 S240
B S33 S33 S101 S101 40 DOCK_PCI_EN# S173 S173 S241 S241 TV_CVBS 19 B
DOCK_AD31 S34 S102 DOCK_AD30 S174 S242
S35
S34 S102
S103 S175
S174 S242
S243 S-VIDEO
17 CLK_PCI_DOCK
40 DOCK_PIRQA# S36
S35
S36
S103
S104 S104
DOCK_GNT0# 40 SPDIF 36 SPDIF
S176
S175
S176
S243
S244 S244
TV_Y 19
1

S37 S105 S177 S245


R332
22_NC
S38
S37
S38
S105
S106 S106
USBP7-
USBP7+
12
12
USB 39 DOCK_LOM_SPD10LED_GRN#
39 DOCK_LOM_SPD100LED_ORG# S178
S177
S178
S245
S246 S246 DOCK_LOM_ACTLED_YEL# 39
29 DOCK_SMB_CLK S39 S39 S107 S107 S179 S179 S247 S247
29 DOCK_SMB_DAT S40 S40 S108 S108 DOCK_SMB_INT# 29 40 DOCK_OWNS_PCI S180 S180 S248 S248 HDD_LED 34
29 CLK_DOCK S41 S109 S181
1 2

S41 S109 CLK_KBD 29 S181


29 DAT_DOCK S42 S42 S110 S110 DAT_KBD 29 S182 S182 S250 S250
S43 S43 S111 S111 S183 S183
C420 S112 +2.5V_LOM S184 S252
18P_50V_NC S112 S184 S252
S45 S113 S185 S253
SMBUS
2

S45 S113 C379 0.01U_25V S185 S253


S114 S114 S186 S186 S254 S254
S47 S47 S115 S115 1 2 S187 S187 S255 S255
S48 S116 S188 S256
S49
S48
S49
S116
S117 S117 +2.5V_LOM
C381 0.01U_25V
LAN C380 0.01U_25V S189
S188
S189
S256
S257 S257
S50 S50 S118 S118 1 2 S190 S190 S258 S258
S51 S51 S119 S119 2 1 S259 S259
S52 S52 S120 S120
S53 S121 C382 0.01U_25V S193
S54
S53
S54
S121
S122 S122 2 1 LAN 39
39
DOCK_LOM_TRD1-
DOCK_LOM_TRD1+ S194
S193
S194
S55 S55 39 DOCK_LOM_TRD0- S195 S195
39 DOCK_LOM_TRD0+ S196 S196
S125 S125 DOCK_LOM_TRD3- 39
S126 S126 DOCK_LOM_TRD3+ 39 Refer to LAYOUT NOTE1.
S127 S127 DOCK_LOM_TRD2- 39
S128 S128 DOCK_LOM_TRD2+ 39

C Refer to LAYOUT NOTE1. C

28 RJ_TIP M204 M204


SMBUS ADDRESS :
FOX_QL00703-C4B4-FH
DOCK/APR Microprocessor -- 74H
DOCK USB/IDE Interface(FX2) -- 72H
MODEM
M136 M136 RJ_RING 28
FOX_QL00703-C4B4-FH
DOCK SMbus - MODEM
Battery 16H
Charger 12H LAYOUT NOTES:
IDE I/F 70H Follow the Intel Platform Design
D-BAY 72H Q38
+PWR_SRC FDS6679 +DOCK_PWR_SRC Guideline routing recommendations
SIO 48H for the following buses: PCI, DVI ,
8
1 7 LPC & USB.
2 6
1

3 5 +5V_ALW +3.3V_ALW
1

C377 R306 LAYOUT NOTES1:

1
0.47U_25V 100K
Terminators should be as close as
2

R307 100K R16


2

1 2 100K possible to dock connector pins.


+3.3V_SUS R15 Keep traces as short as possible.
100K

3 2
+DC_IN +DOCK_PWR_SRC C383 0.1U_16V
DOCKED 30,39
1 2
2

D D
5

U30 DOCK_DET# 2 Q1
3

DOCKED 2 DTC144EUA
4 2 Q37
QUANTA
2

C22 C23 1 2N7002W-7-F


30 DOCK_PWR_EN
1
2

0.1U_50V 1N_50V C387 C369


1

R305
0.1U_50V 1N_50V 7SH08
COMPUTER
1

100K
R309 0_NC Title
1 2 Docking Station Conn.
1

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 41 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

+3.3V_SUS

1
R417
100K

2
ICH_PWRGD# 35

3
A A

2 Q52
2N7002W-7-F

1
U42D
13,47 IMVP_PWRGD 12
11 ICH_PWRGD 6,13
29 RESET_OUT# 13

R51 0_NC 74AHC08PW


50 GFX_PCIE_PWRGD 1 2

Discrete R50 0_NC


50 GFX_CORE_PWRGD 1 2

Keep Away from high speed buses


R566 0
1 2 +3.3V_RUN +3.3V_SUS +3.3V_SUS +3.3V_SUS
46 1.5V_RUN_PWRGD
R565 0

1
1 2 C641 0.1U_10V
46,47 1.05V_RUN_PWRGD
R419 1 2
R116 0 20K
35 2.5V_RUN_PWRGD 1 2

5
U43A U43B

2
C640 0.1U_10V
B +5V_RUN +5V_SUS 5V_3V_1.8V_RUN_PWRGD 1 6 3 4 1 2 B
1

1
C646 NC7WZ14P6X_NL NC7WZ14P6X_NL

14
0.01U_25V U42A
R127 R128 1

2
10K 100K R416 0 3
1 2 2
2

22,29,31,45,46,48,49,50 RUN_ON
3

74AHC08PW
2 Q17 U42B
2N7002W-7-F 4
3

Q16 6 RUNPWROK 19,29,30,47,50


1

2 MMST3904 5
1

74AHC08PW
1

C156
0.1U_10V U42C
2

29,48,49 SUS_ON 10
8 SUSPWROK 13,35
SUSPWROK_1P8V_R 9

+1.8V_RUN +1.8V_SUS 74AHC08PW


1

R130 R129
10K 100K
+3.3V_ALW +3.3V_SUS
2

C C
3

2 Q18
2N7002W-7-F C172 0.1U_10V
3

Q19 45 SUSPWROK_1P8V R141 1 2


1

2 MMST3904 100K
1

2
1

5
U13
1

C157 R150
0.1U_10V 10K 2 4 SUSPWROK_1P8V_R
2

Q20
3

2 MMST3904 NC7SZ14P5X_NL
1

+3.3V_RUN +3.3V_SUS
1

C181
0.1U_10V
2
1

R381 R376
10K 100K
2

2 Q49
2N7002W-7-F
3

Q56
1

2 MMST3904
1

D D
1

C853
0.1U_10V
2

QUANTA
Title
COMPUTER
POWER GOOD

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 42 of 54


1 2 3 4 5 6 7 8
1 2 3 4 5

Id=13A, Rdson=9mOhm@Vgs=10V
A A

8
7 1
6 2 +PWR_SRC
+SDC_IN
5 3

2
PR104 PQ38
10K FDS6679 PC68 PC67

4
PQ51 2200P_50V 0.1U/50V/0603

1
2N7002W-7-F

1
1 2 1 2
PR103 PR102

3
10K 100K
Id=7A, Rdson=23mOhm@Vgs=10V 2 2 PQ36
29,35,44 ACAV_IN
2N7002W-7-F PD9
PQ30A PQ30B UBM32PT

1
FDS4935 FDS4935 2 1

7 1 CHG_SBAT 3 5
+VCHGR
8 6
FDS4935
PQ34A

4
PR76 PR78 7 1
51 +SBATT +PWR_SRC
10K 100K 8
CHG_SBAT_N 1 2 1 2 Id=7A, Rdson=23mOhm@Vgs=10V

2
PC56 0.1U/50V/0603 2
2 1
3

B 3 SBAT_G B
2 PQ24
30 CHG_SBATT

1
2N7002W-7-F 1
CHG_SBATT_N
1

PR176
PD17 470K
CH715FPT

2
CHG_PBATT_N
1

PC196
2 PQ52 0.1U/50V/0603
30 CHG_PBATT
2N7002W-7-F 2 1
3

PR190 PR189
10K 100K
CHG_PBAT_N 1 2 1 2 PQ53
SI4835BDY
51 +PBATT
4

4
8 PD10
5 3 3 5 1 7 UBM32PT
+VCHGR CHG_PBAT
6 2 2 6 2 6 2 1
7 1 1 7 3 5
8 8

5 3

4
PQ44 PQ45 6

2
SI4835BDY SI4835BDY 1 2 PQ34B Id=7A, Rdson=23mOhm@Vgs=10V
FDS4935

4
2
C C
PR192 PR193 PR194 2
Id=9.6A, Rdson=18mOhm@Vgs=10V 470K 470K 47K PR195
2 10K 3 PBAT_G

1
+PBATT
1

1
PR196 47K 8 PQ54 PD16 PR175

3
1 2 3 PU12A 2N7002W-7-F CH715FPT 470K
+
1 2

2
PR197 2
+SBATT 147K/F - LM393

1
2
1 2
4

PR198
470K
+PBATT

1
2
1

PC197 PR199 PR200 100K


1

0.1U/50V/0603_NC 42.2K/F PC198 1 2 +3.3V_ALW


0.1U/50V/0603
2

PR201
8

10K/F 2
1 2 5 PU12B
+
7 3
+3.3V_ALW 1 2 6
2

- LM393
D 1 D
PR202 PR203
4

32.4K/F 100K PD23


5

PU13 CH715FPT
QUANTA
3

30 SBAT_LOW 2
1

4 2 +3.3V_ALW
30,51 SBAT_PRES# 1
PQ55 COMPUTER
1

NC7ST32 2N7002W-7-F Title


BATTERY SELECTOR

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 43 of 54


1 2 3 4 5
1 2 3 4 5

+SDC_IN
PR105 PJP15
0.01/3720 POWER_JP
1 2 +SDC_IN 1 2
+DC_IN_SS

1P

2P

1
PC108

1
A A
BQ24720_DH 2200P_50V_NC
PC109 PC101 PC107 PC103 PC104 PC102 PC105

2
PR112 0.1U/50V/0603_NC 2200P_50V 0.1U/50V/0603 10U/25V/1206 10U/25V/1206 10U/25V/1206 10U/25V/1206_NC
100K/F
PD11

5
6
7
8

5
6
7
8
2
2 1 PQ41 PQ42
4 SI4800BDY 4 SI4800BDY
ACDET PC69
CH501H

1
ACDET 2.4V+-2% 0.1U/50V/0603

1
PC83 PC76
PC80

1
2
3

1
2
3
PR126
1

1
0.1U/50V/0603 0.1U/50V/0603 PR106 +VCHGR

2
1
1 2 15/0603 PL10 0.01/3720
PR113 PC86 BQ24720_LX 2 1 +VCHGR_L 1 2 +VCHGR

2
16.2K/F 2 0.01U_50V 0.1U/50V/0603 6.8uH_IHLP5050FD_6R8_11.5A/13.1mohm

1P

2P
2

5
6
7
8
ACN
ACP

1
BQ24720_DL 4 PC193

BQ24720_BST

PC72

PC79
PC192 10U/25V/1206
PC70 PQ43 PC112 PC110 PC111

2
1
1U/10V/0603 FDS6670A 10U/25V/1206 0.1U/50V/0603 10U/25V/1206 10U/25V/1206_NC

1
2
3

0.1U/50V/0603_NC
2
0.1U/50V/0603
2
PR122 0
1 2

33
32
31
30
29
28
27
26
25
B AGND_CHG PC71 B

ALARM
PAD
PVCC

HIDRV
PH
REGN
LODRV
PGND
BTST
+PWR_SRC
SYNP and SYNN traces should run 1 2
to the location where the
CHGEN 0.1U/50V/0603
1 CHGEN BATDRV 24 voltage is sensed and bypassed
2 23
ACN 3
ACDRV PU6 SYS
22 with a cap to GND.
ACP ACN BQ24720RHB SYNP
4 ACP SYNN 21
ACDET 5 20
PC90 ACDET SRP
6 BYPASS SRN 19
1 2 7 EAO BAT 18
8 17 IOUT
51P_50V EAI IOUT PC85

ACGOOD
ISYNSET

1
PC89 PR115 PC91 0.1U/50V/0603

VREF5

1
AGND
1 2 1 2 0.1U/50V/0603

VCC
FBO

SDA
SCL

2
1800P_50V 10K

2
9
10
11
12
13
14
15
16
1 2

2
PR119 200K

PBAT_SMBDAT
VREF5

PBAT_SMBCLK
1 2 1 2 PR120
PC94 33K/F

1
PC98 PR121 1 2

1
100P_50V 20K
1U/10V/0603 PR181
VREF5

10K/F

2
C C
PR182 0
1 2 ACAV_IN 29,35,43
+PWR_SRC

1
+ PC93 PR178
4.7U/25V/1210 15.8K/F PBAT_SMBCLK
PBAT_SMBCLK 29,51
PBAT_SMBDAT

2
PBAT_SMBDAT 29,51

VREF5

+5V_ALW +3.3V_ALW
+5V_ALW
2

PR127 PR131
1

348K/F 10K/F_NC
PC113 PC114 PR129 PR128
0.01U_25V 100P_50V 100K 100K
1

ADAPT_OC 30
1

PC87 3 PU8A
PR117 0.01U_25V + PQ46
1 2
2

D IOUT 2 0 1 2 2N7002W-7-F D
- LM393
1
2

PR130 PC117 PC116


31.6K/F 0.01U_25V 100P_50V PC115 QUANTA
2

0.1U/50V/0603_NC
2

COMPUTER
1 1

1 2 Title
Battery Charger
PR132 PC118 100P_50V
20K/F Size Document Number Rev
JM6 2A
2

Date: Thursday, September 08, 2005 Sheet 44 of 54


1 2 3 4 5
5 4 3 2 1

D D

PJP13 +5V_SUS
POWER_JP
1 2 +DC3_PWR_SRC
POP for TI51116
+PWR_SRC
1

1
2

1
+ PC132 + PC78 + PC77
10U/25V/1206 10U/25V/1206 10U/25V/1206 PC82 PC81 PR179
0.1U/50V/0603 2200P_50V 5.1/0603_NC
2

1 2
1.8V_LX
PD12
CH501H PC74
DePOP for TI51116

2
PC73 1U/10V/0603_NC

2
1 2 PR180
Current limit =11.6A PR177 11.3K/F +3.3V_SUS
1U/10V/0603 6.19K/F_NC
PR107 0 1000P_50V_NC

1
+1.8V_SUS 2 1 1 2

2
PJP22 PC190

15

14

16
POWER_JP PU7 PR108
1 2 100K

ILIM
VDDP

VDDP
PC84

1
PJP21 PQ39 2 1 1.8BST
1 2 22 BST

8
7
6
5
POWER_JP FDS8880_NL PR116 13
PGD SUSPWROK_1P8V 42
1 2 Id=13A, Rdson=13mOhm@Vgs=4.5V 0.1U/50V/0603 0/0603
C 4 1.8V_DH 21 12 C
DH NC
PL9 11
EN/PSV SUSPWROK_5V 48
1.5uH_MPL73_1R5_18A/15mohm

3
2
1
+1.8V_SUS_P 2 1 1.8V_LX 20 10
LX VTTEN RUN_ON 22,29,31,42,46,48,49,50
9
8
7
6
5
VTTIN 23 +1.8V_SUS_P
1

PC92 depop for TI5116


1

1
PC189 + PC187 + PC188 PQ40 4 1.8_DL 19
330U/4V/ESR25 330U/4V/ESR25 DL PC92
,but power source is
FDS7066ASN3 NC 7
need 1.8VSUS
0.1U/10V PR114 Id=14.5A, Rdson=9mOhm@Vgs=4.5V 1U/10V/0603
2

2
1

0
3
2
1

PC75 PR111 18 1 1.5A


2

100P_50V 27.4K/F/0603_NC PGND1 PGND2


17
2

PGND1

1
4 PC106
1.8V_OUT TON PC97 PC99 PC100 10U/6.3V/0805_NC PJP14 0.9V
8 VDDQS 0.1U/10V 10U/6.3V/0805 10U/6.3V/0805 POWER_JP

2
2 1 1.8V_FB 9 24 +0.9V_DDR_VTT_P 1 2
+5V_SUS FB VTT +0.9V_DDR_VTT
PR109
1

100K PR118 2
VTTS
2

+5V_SUS 1 2 6 VCCA PAD 25

VSSA
PR110 PC88 28 26

REF
PAD PAD
1

17.4K/F/0603_NC 0.1U/50V/0603 10 29 27
1

0 Ohm for TPS51116 PC95 PAD PAD


2

1U/10V/0603 SC480IMLTRT 1 2 +1.8V_SUS_P


2

2 5

3
PR123
0_NC

PR184 1 2 +DC3_PWR_SRC
0 Ohm for TPS51116 10 PR124

1
B B
845K/F

1
PR125
V_DDR_MCH_REF
0_NC PC96
1000P_50V

2
1

0.033U for TPS51116


2

PC191
1U/10V/0603

A A

QUANTA
Title
COMPUTER
1.8V,0.9V

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 45 of 54


5 4 3 2 1
1 2 3 4 5

A A

PJP19

+PWR_SRC 1 2 +DC2_PWR_SRC

POWER_JP

+5V_SUS

1 2 5VCCA1
PR167 TON2 TON1
10
1 2 5VCCA2
1

1
PR170
1

3
+ + PD13 10 PC170 PC171

1
PC150 PC147 PC162 PC161 BAT54A 1000P_50V 1000P_50V

2
2200P_50V 0.1U/50V/0603 10U/25V/1206 10U/25V/1206 PC174 PC168
2

1U/10V/0603 1U/10V/0603

2
1

2
Current Limit=5.02A
B B
+1.5V_RUN PU11
PJP4 PC164

1
POWER_JP 1U/16V/0805 3 28
VDDP1 VSSA1

1
+ +
1

8
7
6
5

1 27 PGOOD1 PC178 PC179 PC177 PC176


PJP5 PGND1 PGD1 0.1U/50V/0603 2200P_50V 10U/25V/1206 10U/25V/1206

2
POWER_JP Id=6.9A, Rdson=26mOhm@Vgs=4.5V 4 1.5V_DH 6 26 1.5V_FBK
PQ49 DH1 FB1
SI4800BDY 1 PR49 2ILIM1 4 25 5VCCA1
2

PL5 19.1K/F ILIM1 VCCA1


3
2
1

+1.5V_RUN_P 2 1 1.5V_LX 5 24 +1.5V_RUN_P


3.8UH_SIL1045R_8A/21mohm LX1 VOUT1
1.05V
8
7
6
5

2 1PC167 1 2 1.5V_BST 7 BST1 TON1 23 TON1 1 2


1

PC22 PC23 + 0.1U/50V/0603 PR168 PR50 Current Limit=8.6A


1

PQ50 4 0 1.5_DL 2 22 EN1 1M Id=7A, Rdson=30mOhm@Vgs=4.5V +1.05V_VCCP


0.1U/16V/0603 220U/2.5V/ESR15 PC169 PR166 SI4810BDY DL1 EN/PSV1 PC173 PJP6
2

5
6
7
8
100P_50V 30K/F +DC2_PWR_SRC 1 2TON2 9 21 1.05V_BST
1 2 2 1 POWER_JP
2

PR51 TON2 BST2 PR169 1 2


2

3
2
1

1.5V_FBK EN2 715K/F/06038 20 1.05V_DH 0 0.1U/50V/0603 4 PQ13


EN/PSV2 DH2 SI4800BDY
1

10 19 1.05V_LX PL6 PJP7


VOUT2 LX2
2

1.5UH_SIL104R-1R5_10A/8.1 mohm POWER_JP

1
2
3
PR165 5VCCA2 11 18 ILIM2 1 PR1732 1 2 +1.05V_VCCP_P 1 2
PR164 15K/F VCCA2 ILIM2 25.5K/F
1

5
6
7
8
0 13 17 +5V_SUS
2

PGD2 VDDP2
1

+ +
1

1
PC172 PR171 12 16 1.05V_DL 4 PQ14
15P_50V 16.5K/F FB2 DL2 SI4810BDY PC29 PC30 PC31
AGND1
2

14 15 220U/2.5V/ESR15 220U/2.5V/ESR15 0.1U/16V/0603


2

2
VSSA2 PGND2

1
C C

1
2
3
+3.3V_RUN SC483 PC175
1U/10V/0603

2
Note: PR283=11.8K/F,
1

2
PR286=29.4K/F for TPS511483
1

PR172 Id=8A, Rdson=20mOhm@Vgs=4.5V PR56


PR55 PR58 15K/F 0
100K_NC 100K_NC
2

1
AGND2
2

42,47 1.05V_RUN_PWRGD

ILIM2 1 2
42 1.5V_RUN_PWRGD PGOOD1 PR174
11.8K/F_NC
POP for TPS51483
ILIM1 1 2
PR52
11.8K/F_NC
1 2 EN1
22,29,31,42,45,48,49,50 RUN_ON
PR46
1K/F
1 2 EN2
PR47 TON1 1 2 1.5V_LX
1K/F PR48
DePOP for TPS51483 422K/F_NC
D D
TON2 1 2 1.05V_LX
PR53
499K/F_NC
QUANTA
Title
COMPUTER
1.5V,1.05V

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 46 of 54


1 2 3 4 5
A B C D E F G H

PJP17
POWER_JP
1 2
+CPU_PWR_SRC
PJP16
POWER_JP
+5V_RUN 1 2 +PWR_SRC

5
6
7
8
9

2
1
+CPU_PWR_SRC PC13 4 PC14 PC15 PC144 PC145

1
PR148 0/0603 2200P_50V 0.1U/50V/0603 10U/25V/1206 10U/25V/1206
1U/10V/0603 1 2

2
PQ6

1
2
3
2
PU3
IRF7821
PR25 PC146
1 1
10/0603 5 1 0.22U/50V/0805
+5V_RUN VCC BOOT
UG1
RDS(ON)=12.5m ohm
2 8

1
PWM UGTE PL3 0.45U_ETQP4LR45XFC_25A_1mohm
6 7 PH1 2 1
+3.3V_RUN FCCM PHSE +VCC_CORE
3 4 LG1

3
GND LGTE

5
6
7
8
9
PC128
PR12 0.01U_25V ISL6208CRZ-T

1
10/0603 4

2
PR136

1
1.91K/F/0603 PC153

1
PR32 Close to Phase 1 PQ9 PC25 PC181 + + PC152

330U/2V/ESR6_NC
1
2
3
FDS7088SN3 1.5n/50V/0603
Inductor lower MOSFET

0.1U/16V/0603
IMVP_PWRGD 13,42

330U/2V/ESR6
PC126
1

Throttling temp. 1U/10V/0603

20

18

39

40
PU9 PR29 7.68K/F/0805
105 degree C PR19 VSUM 1 2 RDS(ON)=4m ohm

3V3
VDD

VIN

PGOOD
2

2 1 19 VSS
41 PR147 10K/F
0 PAD
42 PAD 1 2
43 PAD
44 24 FCCM PR146 10
PAD FCCM
45 PAD 1 2
46 PAD
47 PAD
PR30 48 27 PWM1 +CPU_PWR_SRC
H_DPRSTP# PAD PWM1
2 1 49 PAD
50 +5V_RUN
PR34 1 0 PAD
3 H_PSI# 2 1 PSI#

2
0_NC 23
ISEN1

1
2 PR37 1 2 PR9 PC120 PQ5
PGD_IN

5
6
7
8
9
46 1.05V_RUN_PWRGD 0_NC 10_NC IRF7821

1
RUNPWROK 2 1 2 1 3 0.22U/25V/0603 PC10 PC9 PC137 PC131

2
PR191 0 PR137 147K/F RBIAS PC138 PR139 0/0603 2200P_50V 0.1U/50V/0603 10U/25V/1206 10U/25V/1206
4

1
2 4 1U/10V/0603 1 2 2
30 IMVP6_PROCHOT#

2
PR32 VR_TT# PWM2
PWM2 26
1 2 2 1 5

1
2
3
NTC PU1 PC123

2
PR33 470K/NTC_NC 1 2 6 5 1 0.22U/50V/0805
0/0603_NC PC119 SOFT PR15 VCC BOOT
ISEN2 22

1
0.015U/50V/0603 PC122 10_NC 2 8 UG2
PWM UGTE PL2 0.45U_ETQP4LR45XFC_25A_1mohm
4 VID0
28 VID0 0.22U/25V/0603 PH2
RDS(ON)=12.5m ohm
6 7 2 1 +VCC_CORE

1
FCCM PHSE
4 VID1 29 VID1 PR138 3 4 LG2

3
GND LGTE

5
6
7
8
9
4 VID2 30 VID2 PWM3 25 6260 PWM32 1 +5V_RUN
ISL6208CRZ-T
31 0_NC 4
4 VID3 VID3

1
4 VID4 32 VID4 ISEN3 21
1

1
PQ7 PC12 PC155 + PC151 + PC182

1
2
3
1

33 PC125 PR17 FDS7088SN3 1.5n/50V/0603


4 VID5 VID5 PR23

0.1U/16V/0603

330U/2V/ESR6
10_NC

330U/2V/ESR6_NC
2

2
34 0_NC 0.22U/25V/0603
4 VID6
2

VID6
2

35 PR10 7.68K/F/0805
19,29,30,42,50 RUNPWROK VR_ON VSUM 1 2 RDS(ON)=4m ohm
6,13 DPRSLPVR 2 1 36 DPRSLPVR
PR134 499/F 7 1 2 PR11 PR14 10K/F
OCSET 11.5K/F
3,11 H_DPRSTP# 37 DPRSTP# 1 2

38 PR140 10
17 CLK_ENABLE# CLK_EN#
17 VSUM 1 2
PR18 VSUM
0.33U/16V/0603

2
0.012U/50V/0603

0.01U_25V_NC

1 2 1 2 2 1 11 VDIFF
PR20 PC8 PR27
332/F PR16 680P_50V 0/0603 3.57K/F
2

1 2 PR145 +CPU_PWR_SRC
1

2.2K/F 4.53K/F
1

10 ISL6260_MLFP_40
FB
1
2

+5V_RUN
PC134

3 3
PR31
PC129

PC139

PR28
6.8K/NTC

1 2 1 2
2

1
PC127 PR143 15K/F

5
6
7
8
9
1500P_50V 82.5K/F 9 PC141 PC143 PC140 PC133
COMP 2200P_50V 0.1U/50V/0603 10U/25V/1206 10U/25V/1206
1

2
1
2 1 VO 16 4
PC124 PC11 PR144 0/0603
DROOP

220P_50V PR141 1U/10V/0603 1 2

2
VSEN

1 2 8 PQ4
RTN

DFB

1
2
3
VW
1

6.34K/F PU2
IRF7821
Close to Phase 1 Inductor 5 1 PC142
PR21 VCC BOOT 0.22U/50V/0805
2 1 RDS(ON)=12.5m ohm
13

12

14

15

1K/F 6260 PWM3 2 8 UG3


PC121 1000P_50V PWM UGTE PL1 0.45U_ETQP4LR45XFC_25A_1mohm
2

PR26 6 7 PH3 2 1
FCCM PHSE +VCC_CORE
1 2
3 4 LG3

3
GND LGTE

5
6
7
8
9
7.87K/F
ISL6208CRZ-T
PC7 4
2 1 ISL6260_VO

1
1
330P/50V/0603 PQ8 PC16 PC180 + PC183 + PC184

1
2
3
1

PC135 FDS7088SN3 1.5n/50V/0603


1

PC136 PC130 0.1U/50V/0603_NC

0.1U/16V/0603

330U/2V/ESR6

330U/2V/ESR6
2

2
1000P_50V 1000P_50V
2
2

RDS(ON)=4m ohm
PR24 7.68K/F/0805
VSUM 1 2

PR22 10K/F
VCCSENSE 1 2
VCCSENSE 4
PR142 10
VSSSENSE VSSSENSE 4 1 2

4 4

Parallel

PHASE 3 populate QUANTA


Title
COMPUTER
CPU POWER

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 47 of 54


A B C D E F G H
1 2 3 4 5

+DC1_PWR_SRC Place these CAPs


PJP10
POWER_JP close to FETs
+PWR_SRC 1 2

1
A A

1
+ PC45 + PC199
+ PC55 + PC51 + PC42 PC49 PC52 10U/25V/1206 10U/25V/1206
10U/25V/1206 10U/25V/1206 10U/25V1206 0.1U/50V/0603 2200P_50V

2
Design specc in default:

2
TDC: 4.67A +VCC_TPS51120 +5V_ALW PQ33 +15V_SUS
Peak: 6.67A
1 2 PMST2222A
OCP: 7.2A~9.4A PR69 3 1

3
47/0603 PD4

2
Place these CAPs BAT54A_NC PR94

1
PC41 PC50 PC43 0/0805
close to FETs

2
PC48 1U/10V/0603 10U/10V/0805 1U/10V/0603 PR95 PR93

2
+3.3V_SUS 0.1U/50V/0603 PD7 10K 0/0805_NC

1
USM13PT

1
PC54 10U/6.3V/1206

2
1 2 2 1

1
15VS PC57
PQ26 PC44 PC46 2.2U/25V/1206
4

3
FDC655BN 2200P_50V 0.1U/50V/0603

37
38
39
40
41
42
2

2
+3.3V_SRC PU5 Id=6.9A, Rdson=26mOhm@Vgs=4.5V +5V_SUS
3 SUS_ENABLE 1 PD8 PJP11

PAD4
PAD5
PAD6
PAD7
PAD8
PAD9
SUS_ENABLE 49

5
6
7
8

1
22 21 PC58 MMBZ5245B POWER_JP
VIN VREG5 PR87 PC61 2.2U/25V/1206 1 2

2
20 28 1 2 2 1 4 PQ27
6
5
2
1

2
V5FILT VBST1

9
8
7
6
5

2
0/0603 SI4800BDY
PQ19 THERM_STP# 9 27 DH5 0.1U/50V/0603 PJP12
PC36 EN5 DRVH1 POWER_JP
Current Limit=6.74A SI7860ADP 4

1
2
3
2 1 1 2 BST3 13 26 LX5 +5VSUS_P 1 2

1
0.1U/50V/0603 PR61 BST2 LL1 PL8
B Id=6.9A, Rdson=26mOhm@Vgs=4.5V B

330U/6.3V/ESR25
5
6
7
8
PJP9 DH3
0/0603 14 25 DL5 4.7uH_STQ1250-4722A_7A/25mOhm(5mm)

220U/6.3V/ESR25_NC
3
2
1
DRVH2 DRVL1

2
POWER_JP PL7

1
1 2 +3V_SRC_P 2 1 LX3 15 24 4 PC64 PC63 + PC200 +
3.3UH_MPL73_13.5A/25.7mohm LL2 PGND1 PR80 0.1U/10V
2

POWER_JP DL3 16 1 PQ29 0_NC

2
DRVL2 VO1
9
8
7
6
1 2 5 3 FDS6690AS Id=8.2A, Rdson=17.5mOhm@Vgs=4.5V

1
2
3

1
PR67 VFB1
PQ18 17 PGND2
1

PJP8 0_NC SI7886ADP 4 2


PC32 + PC33 COMP1
8 7
1

VO2 COMP2

2
0.1U/10V
2

2
330U/6.3V/ESR25 6 23
3
2
1

VFB2 CS1
2

18 PR75
CS2 VREF2 0_NC PR77
12 EN2 VREF2 4
PR68 PR70 29 0

1
0 0_NC EN1
+3.3V_RTC_LDO 31

1
TONSEL

1
Id=8.2A, Rdson=17.5mOhm@Vgs=4.5V 19 5 Design specc in default:

SKIPSEL
1

VREG3 GND PC47


PGOOD1 30 TDC: 3.93A

PAD0
PAD1
PAD2
PAD3
10 11 1U/10V/0603 Peak: 5.61A

2
EN3 PGOOD2
+VCC_TPS51120 OCP: 6.2A~11.2A

1
1 2 TPS51120RHBR +VCC_TPS51120

32
33
34
35
36
PR59 PC39
10K 10U/10V/0805
2
PC34 +3.3V_RTC_LDO

1
0.1U/50V/0603

2
2 1
PR60
5

1
PU4 2 1 +VCC_TPS51120 PR79 9.31K/F PR83 PR72
29,42,49 SUS_ON

1
C C
2 PR92 9.31K/F PC53 0_NC 0
29,49 AUX_EN

2
4 10K 2 1 1000P_50V_NC PC35

1
1 PR82 1000P_50V_NC
29,42,49 SUS_ON

2
0_NC
7SH32 2 1 2 1
1

PR84 PR88
PC59 0_NC 0_NC

2
2 1 1000P_50V_NC VREF2
2
2

PR65 +3.3V_SRC PR57


0_NC PD22 PR91 2 1
BAT54C PR85 0_NC

2
0 0

1
1

PR62
3

100K

1
THERM_STP# SUSPWROK_5V 45
35 THERM_STP#
2 1 RUN_ON 22,29,31,42,45,46,49,50
+3.3V_RTC_LDO PQ21 +3.3V_ALW PR73
FDN340P_NL 0_NC
29 ALWON 2 1 PQ28
PR66 1 3 +VCC_TPS51120
1K BSS84LT1G_NC
1

3 1
2

PR64
100K
D 2 1 D
2

2
1

PR86
PC37 200K_NC
4.7U/10V/1206
QUANTA
2

3
3

PQ25 2
THERM_STP# PQ20 2N7002W-7-F_NC
2
2N7002W-7-F COMPUTER
1

Title
1

3VALW,5V,3V, power on

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 48 of 54


1 2 3 4 5
1 2 3 4 5

+5V_ALW +15V_SUS +5V_SUS +5V_RUN


PQ32
FDC653N_NL +5V_ALW +15V_SUS
6

1
5 4
PR101 PR100 2

1
100K 100K 1

1
PC62 PR99 PR97
10U/6.3V/1206 100K 100K

3
A A

2
RUN_ENABLE

2
3

1
RUN_ON_5V# 5 PC66
SUS_ENABLE 48
PQ37A 4700P/50V/0603 PR98

3
2N7002DW 470K_NC

2
SUS_ON_5V# 5

1
2

1
2 PQ35A PC65 PR96
22,29,31,42,45,46,48,50 RUN_ON

4
PQ37B 2 2N7002DW 4700P/50V/0603_NC 100K_NC
29,42,48 SUS_ON
2N7002DW

2
+3.3V_SRC +3.3V_RUN PQ35B

2
PQ22 2N7002DW
AO4422
8 3
7 2
6 1

1
5 PC38
10U/6.3V/1206

2
+PWR_SRC +3.3V_SRC +3.3V_LAN

PQ47
SI3456DV
PJP18
+1.8V_SUS +1.8V_RUN 6
PQ31 5 4 1 2
AO4422 2
B 8 3 1 POWER_JP B
7 2
6 1

3
1
5 PC60

1
10U/6.3V/0603
PR152

1
100K
PR154
100K

2
2

3
+3.3V_SRC PQ23 +3.3V_ALW
FDC653N_NL 5 PQ48A
6 2N7002DW

1
4 5 PC201

4
6

1
2 PR153 4700P/50V/0603_NC
1 2 PR151 470K
29,48 AUX_EN

2
200K
PQ48B

2
2N7002DW

2
C

+5V_RUN +3.3V_RUN +1.8V_RUN +1.5V_RUN +0.9V_DDR_VTT +2.5V_RUN


Stitching caps C

+PWR_SRC +1.5V_RUN +SDC_IN +PWR_SRC +PWR_SRC +1.8V_SUS


1

1
R214 R215 R211 R210 R213 R212
1K_NC 47_NC 1K_NC 1K_NC 1K_NC 1K_NC C431 C563 C865 C866 C867 C869
0.1U_25V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_25V_NC 0.1U_10V_NC 0.1U_10V_NC

2
3 2

3 2

3 2

3 2

3 2

3 2
+1.5V_RUN +1.05V_VCCP +DC_IN_SS +1.8V_SUS +DC_IN_SS
RUN_ON_5V# 2 2 2 2 2 2

Q29 Q30 Q26 Q25 Q28 Q27


1

2N7002W-7-F_NC 2N7002W-7-F_NC 2N7002W-7-F_NC 2N7002W-7-F_NC 2N7002W-7-F_NC 2N7002W-7-F_NC +1.05V_VCCP +1.5V_RUN +1.8V_SUS +1.05V_VCCP +1.5V_RUN +SDC_IN

1
C126 C660 C310 C755 C868 C870
Reserve discharge path 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_25V_NC

2
+1.8V_SUS +5V_SUS +3.3V_SUS
+1.5V_RUN +1.8V_SUS +1.05V_VCCP +3.3V_RUN +3.3V_RUN
1

R595 R596 R597


30/F 1K_NC 1K_NC

Stitching caps for Discrete


3 2

3 2

3 2

D D
+PWR_SRC +VCC_GFX_CORE
SUS_ON_5V# 2 2 2

QUANTA
1

Q60 Q61 Q62


1

2N7002W-7-F 2N7002W-7-F_NC 2N7002W-7-F_NC C439 C445


0.1U_25V_NC 0.1U_10V_NC
COMPUTER
2

Title
+VCC_GFX_CORE +1.5V_RUN RUN POWER SW

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 49 of 54


1 2 3 4 5
1 2 3 4 5

+PWR_SRC
PJP1
POWER_JP
+GPU_PWR_SRC 1 2

+5V_RUN

2
A + + A
PR149
10/0603 PC17 PC18 PC20 PC21
GFX_+5V_RUN 1 2 10U/25V/1206 10U/25V/1206 2200P_50V 0.1U/50V/0603

1
PR183

1
0_NC Design specc in default:
1 2 PC149 PC148 TDC: 10A
19,29,30,42,47 RUNPWROK
1U/10V/0603 2.2U/10V/0805 Peak: 12A

2
22,29,31,42,45,46,48,49 RUN_ON 1 2 OCP: 16A
1

PR185 PD3
0 CH501H_NC

28

27

26

25

24

23

22
PR35 PU10 PQ11

5
6
7
8
61.9K/F_NC FDS8880_NL PJP2 +VCC_GFX_CORE

TPO

AVDD

GND

VDD
SHDNA#

SKIP#

PGND1
PR39 PR36 POWER_JP
2

0/0603_NC 0/0603_NC 4
+VCC_GFX_CORE 1 2 1 2 1 21 PR38 PC19 1 2
TON LGATE 0/0603 0.22U/50V/0805
2 20 1 2 PL4 PJP3

1
2
3
OVP/UVP BOOT MPC1040LR88_0.88uH POWER_JP
GFX_REF 3 19 ISL88550LX +1.1V_RUN_VGA_P 1 2
REF PHASE
1 2 4 18 ISL88550DH
ILIM UGATE

5
6
7
8
ISL88550A

1
PR155 5 17
POK1 VIN
1

1
249K/F ISL88550DL 4 + +
PC154 PR156 6 16 PC158 PC156 PC157
0.22U/6.3V 511K/F POK2 OUT PQ10 0.1U/10V 330U/2.5V/9mOhm 330U/2.5V/9mOhm

2
7 15 FDS6676AS

1
2
3
STBY# FB
29

PGND2
2

REFIN
EPAD

VTTR
VTTS
B 30 32 B

VTTI
VTT
EPAD EPAD

SS
31 EPAD EPAD 33
+3.3V_RUN PR158
100K PC27

10

11

12

13

14
1 2 0.047U_10V
1 2 GFX_REF

PR161 +1.8V_RUN
100K_NC

1
1 2

1
PR42 + PC163
1.21K/F/0603 10U/6.3V/1206 PC159 PR157
1 2 1000P_50V 24.9K/F/0603 PR150

2
PJP20 0

2
1

POWER_JP 1 2
42 GFX_PCIE_PWRGD 1 2 +1.22V_GFX_PCIE
PR40 PR43 PC26

1
100K 4.99K/F/0603 1U/10V/0603
42 GFX_CORE_PWRGD 1 2 2
2

1
PR163 Place near GND pin24
1

1
118K/F
PC166 PC165 PR162 PR160 PR159

2
2

10U/6.3V/0805 10U/6.3V/0805 301/F 57.6K/F/0603 0/0603_NC


2

PC28 1 2

2
1
0.01U/16V
1

PC160
100P/50V_NC
C C

GFX_+5V_RUN
2

PR41
10K

3
PR44
1

10K
19 GFX_CORE_CNTRL 2 1 2 PQ12
BSS138
2

PR45 PC24
1

100K 0.01U/16V
High: 1.1V
1

Low: 0.95V

D D

QUANTA
Title
COMPUTER
VGA DC/DC

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 50 of 54


1 2 3 4 5
1 2 3 4 5

+3.3V_ALW

PC185 2200P_50V
2 1 +3.3V_ALW

2
PC186 PD15 PD14 PD6
1 2 DA204U_NC DA204U_NC DA204U_NC

1
0.1U/50V/0603 PR74

3
A +SBATT 43 A
JABT1 10K
1 RP28
BATT1+ 4P2R-S-100
2
Adress : 16H

2
BATT2+
SMB_CLK 3 2 1 SBAT_SMBCLK 22,29
SMB_DAT 4 4 3 SBAT_SMBDAT 22,29
5 PR81 1 2 100
BATT_PRES# SBAT_PRES# 30,43
SYSPRES# 6
7 PR71 1 2 100
BATT_VOLT
BATT1- 8 +3.3V_ALW
BATT2- 9

TYCO-1566657-1

2
PD5
DA204U_NC

3
SBAT_ALARM# 30

+3.3V_ALW
PC195 2200P_50V
2 1 +3.3V_ALW

2
1

2
PC194 PD19
PD21 PD20 DA204U_NC
1 2 DA204U_NC
B DA204U_NC B

1
0.1U/50V/0603

3
JABT2 +PBATT 43 PR187

3
1 10K
BATT1+ RP53 4P2R-S-100
BATT2+ 2
3 2 1
Adress : 16H PBAT_SMBCLK 29,44

2
SMB_CLK
SMB_DAT 4 4 3 PBAT_SMBDAT 29,44
BATT_PRES# 5 1 2 PBAT_PRES# 30
6 PR188 100
SYSPRES#
BATT_VOLT 7 1 2 +3.3V_ALW
8 PR186 100
BATT1-
BATT2- 9

SUY_200185MR009S509ZL

2
PD18
DA204U_NC

3
PBAT_ALARM# 30
This resistor must be depopulated
if FDV301N/FDV303 are used to aviod
a 1.36mA constant current drain
from +3VALW.Thus, Bios will not be
to switch Q1 off. MMBT100 will not
+5V_ALW have that issue.

PSID_DISABLE# 29
1

C C

This diode is no-stuff PR7


1

populate if Q1 gets damageed 15K/F


by ESD. +5V_ALW +3.3V_ALW
PD1
1

1
2

DA204U_NC
2

2 PR3
D12 PQ1 10K
1

1
SSM24_NC MMST3904
PR1
3

PR4 PR133
2

100K PD2 2.2K


1 2
1

DA204U
2

PQ2 10K_NC
2

2
FDV301N PR5
3

3 1 1 2 PS_ID 29
41 DOCK_PSID
JDCIN1 33
TYC-1770730-1 PR6 PQ3
PL11 BLM11B102SPT 1 2 +DC_IN FDS6679
1 1 2 +DC_IN_SS
FL1 33_NC 8
2 +DCIN_JACK 1 2 1 7
FBMA-L11-453215-900LMA60T 2 6
3 FL2 3 5
1

DCIN- 1 2
2

FBMA-L11-453215-900LMA60T PC5 PR13


9
8
7
6
5
4

1
PC6 0.47U/25V/0805 240K PC1 PR2 PC2 PC3 PC4
2

4
1

0.1U/50V/0603_NC 0.01U_50V 4.7K/F/0805 0.1U/50V/0603 0.1U/50V/0603 10U/25V/1206


1

RV1 RV2
2

2
2

D VZ0603M260APT_NC VZ0603M260APT_NC Q49_G D


2

PR8 47K
1 2

Three transistor can be used for


QUANTA
Q1(pin compatible):FDV301N/FDV303N
has low Vgs_on w/buit-in ESD
Title
COMPUTER
protection.MMBT100 BJT works in DCIN,BATT CONNECTOR
reverse conduction mode.
Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 51 of 54


1 2 3 4 5
1 2 3 4 5 6 7 8

PV1
PAD230X98_NC
PV2
PAD230X98_NC
PV3
PAD230X98_NC
PV4
PAD230X98_NC
PV5
PAD230X98_NC
PV6
PAD230X98_NC
PV7
PAD230X98_NC
CPU
H6 H7 H11 H12

2
1 HOLE-C197D102P2-4 1 HOLE-C197D102P2-4 1 HOLE-C197D102P2-4 1 HOLE-C197D102P2-4
GND

GND

GND

GND

GND

GND

GND
5 3 5 3 5 3 5 3
1

1
A A

4
PV8 PV9 PV10 PV11 PV12 PV13 PV14
PAD230X98_NC PAD230X98_NC PAD230X98_NC PAD230X98_NC PAD230X98_NC PAD230X98_NC PAD230X98_NC
GND

GND

GND

GND

GND

GND

GND
H1 H3 H2
H9

2
1 HOLE-TC276C197D114P2-4 1 HOLE-TC276C197D114P2-4 1 HOLE-TC276C197D114P2-4 1 HOLE-TC276C197D114P2-3
1

1
5 3 5 3 5 3

4 3

Reserved for EMI.

4
+DC_IN_SS
H10
H13 H16 H18

2
1 HOLE-TC276C197D114P2-4 1 HOLE-TC276C197D114P2-3 1 HOLE-TC276C197D114P2-3 1
1

1
B HOLE-H-C197D102P2-4 B
C702 C194 C108 C8 C7 C367
0.1U_25V_NC 0.1U_25V_NC 0.1U_25V_NC 0.1U_25V_NC 0.1U_25V_NC 0.1U_25V_NC 5 3
2

2
5 3

4 3 4 3
+VCC_GFX_CORE +SDC_IN

4
1

C440 C577 C313 C335


0.1U_10V_NC 0.1U_10V_NC 0.1U_25V_NC 0.1U_25V_NC
2

Reserved for EMI.


+1.5V_RUN +1.8V_SUS
Reserved for EMI. HDD
H4 H17
H8

2
1 HOLE-H-TC276C197D114P2-4 1 HOLE-H-C197D114P2-4 1
1

1
HOLE-H-C197D102P2-4
C653 C622 C549 C592 C658 C671 C669 C312 C664
0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC
2

2 5 3 5 3 5 3

C +1.05V_VCCP +3.3V_SRC +3.3V_LAN C

4
1

1
C754 C744 C638 C486 C196 C188 C616 C34 C406 C363 H15 H14

2
0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 1 HOLE-H-C276B372X323D114P2-3 1 H-C276B310X269D114P2-4
2

5 3

+5V_SUS
4 3
1

4
C28 C33 C362 C1 C37 C4
0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC
2

+3.3V_RUN
1

C745 C357 C359 C353 C668 C619 C331 C222 C325 C210 C131
0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC
2

D D

+PWR_SRC +1.2V_LOM
QUANTA
COMPUTER
1

Title
C216 C143 C66 C195 C154 C55 C2 C36 C75 C419 SCREW PAD
0.1U_25V 0.1U_25V 0.1U_25V 0.1U_25V 0.1U_25V 0.1U_25V 0.1U_25V 0.1U_10V_NC 0.1U_10V_NC 0.1U_10V_NC
2

Size Document Number Rev


JM6 2A
Reserved for EMI. Date: Thursday, September 08, 2005 Sheet 52 of 54
1 2 3 4 5 6 7 8
1 2 3 4 5 6 7 8

+3.3V_SUS +3.3V_RUN

16
A A
2.2K 2.2K 2.2K 2.2K CLK GEN.
17
+3.3V_RUN
C22 ICH_SMBCLK 7002 CLK_SCLK 197

DIMM 0
ICH7-M B22 ICH_SMBDATA +3.3V_SUS +3.3V_RUN CLK_SDATA 195
7002

DIMM 1
+3.3V_ALW

4.7K 4.7K 6 Power USB


B B

10 CLK_SMB 8
SMBUS
9 7 GUARDIAN ADDRESS [2F]
DAT_SMB +3.3V_ALW
+5V_ALW
8
Temp Sensor Inverter
Discrete SMBUS SMBUS
7 Graphic ADDRESS [98] ADDRESS [56]
8.2K 8.2K

6 DOCK_SMB_CLK 39
SMBUS
5 40 DOCKING ADDRESS [C4, 72, 70, 48]
DOCK_SMB_DAT +5V_ALW
C +3.3V_ALW C

100
SIO 3
2'nd SMBUS
MEC5004 4.7K 4.7K
4 BATTERY ADDRESS [16]

100
112 SBAT_SMBCLK 6
Inverter
INV SMBUS
111 SBAT_SMBDAT +3.3V_ALW 5 ADDRESS [56]
+3.3V_ALW

13
SMBUS
8.2K 8.2K 14 CHARGER ADDRESS [12]
D D

100
8 PBAT_SMBCLK 3
SMBUS
QUANTA
BATTERY
7 PBAT_SMBDAT +3.3V_ALW 4 CONN ADDRESS [16] Title
COMPUTER
SMBUS BLOCK
100 Size Document Number Rev
JM6 2A

Date: Thursday, September 08, 2005 Sheet 53 of 54


1 2 3 4 5 6 7 8
5 4 3 2 1

Fairchild-
Adapter FDC658P_NL GFX_PWR_SRC
D RUN_ON D

Charger
Texas- PWR_SRC
BQ24720RHB
Texas- SEMTECH- Intersil-
+1.8V_SUS
TPS51120RHBR SC483ITSTRT ISL88550AIRZ-T LDO

Battery SUS_ON SUS_ON RUN_ON RUN_ON RUN_ON RUN_ON

+5V_SUS +3.3V_SRC +3.3V_RTC_LDO +1.5V_RUN +1.05V_VCCP +VCC_GFX_CORE +1.22V_GFX_PCIE

C C
SUS_ENABLE RUN_ON AUX_EN THERM_STP#
ALWON

Vishay- Fairchild- DELTA- Intersil- SEMTECH-


+3.3V_SUS +3.3V_RUN +3.3V_LAN +3.3V_ALW +1.5V_RUN
SI3456DV FDC653N_NL STQ1250-4722APF ISL6260CRZ-T SC480IMLTRT LDO

HDDC_EN# RUN_ON PGD_IN SUSPWROK_5V RUN_ON

Texas- SMSC-
+5V_MOD +5V_RUN +15V_SUS TPS793475DBVR EMC 4000 +VCC_CORE +1.8V_SUS +0.9V_DDR_VTT

AUDIO_AVDD_ON
B B

Fairchild-
+VDDA +2.5V_RUN FDC653N_NL

RUN_ON

+1.8V_RUN

A A

QUANTA
Title
COMPUTER
POWER RAIL BLOCK

Size Document Number Rev


JM6 2A

Date: Thursday, September 08, 2005 Sheet 54 of 54


5 4 3 2 1

S-ar putea să vă placă și