Documente Academic
Documente Profesional
Documente Cultură
1 2
Department of Research and Development(R&D)Cell, Department of Research and Development(R&D)Cell,
Vasavi College of Engineering, Vasavi College of Engineering,
IbrahimBagh, Hyderabad, IbrahimBagh, Hyderabad,
AndhraPradesh, India AndhraPradesh, India
794
management, unified memory architecture, and
advanced system buses, maximize performance by
Dual Programmable Network Processors
allowing segmentation of real-time-critical
The CXRP56 DSP utilizes the proven software
DOCSIS/EuroDOCSIS 2.0/1.1/1.0 functions from non
programmable dual processor architecture of its
real-time-critical application processes.
predecessor, the CX24943, and further boosts its
performance by increasing the instruction memory size
to 128K bytes. The CXRP56 DSP is pin compatible with 3. Existing system
the CX2800 [3].The dual network processing engine
architecture offers real-time-critical packet management The Existing system is not so reliable and is
processing and superior performance. The software not a versatile product. The Customer satisfaction in case
programmability of this architecture accommodates
application specific requirements, worldwide standards, of existing system is less. The board complexity is more
and manufacturers’ unique value added features for and also less speed in case of existing system.
maximum flexibility.
Limitations:
Highly Integrated
The CXRP56 DSP supports a number of interfaces Programming complexity is very high
including a USB 1.1 communications transceiver, an Real time implementation is not possible.
IEEE 802.3 10/100 Ethernet Media Access Controller Circuit complexity
(MAC) with a Media Independent Interface for access to Requirements of external hardware’s and their
home networking standards. Examples are HPNA connections
2.0, Home Plug 1.0 and a host interface which supports
seamless connectivity to any 4. PROPOSED system
PCMCIA compliance device such as IEEE 802.11a and
IEEE 802.11b wireless transceivers. The CXRP56 DSP Real time control actions are implemented
supports integrated and stand alone cable modems, home Advantages:
networking gateway products, IP (Internet Protocol) Less programming complexity
telephone products, and digital set-top boxes.The Less external hardware and connections were
CXRP56 DSP was developed using leading-edge process required
and packaging technologies [4]. This helps drive down Less programming memory
the size of the monolithic IC, Package and power, while High Speed Board Design by using Device
allowing clock rates to increase. The CXRP56 DSP Driver Technology.
dissipates less than 550mW of power setting a new High Operating speeds
standard for the industry. The CXRP56 DSP, through its
Highly reliable and versatile.
high level of integration,enables manufacturers to
develop a complete cable modem with a minimal
number of additional components.
Development Tools:
Increased Performance
Hitech PICC Compiler:
Conexant’s seventh-generation physical-layer
downstream receiver includes a 10-bit A/D that accepts a
This tool is used to develop the source code
direct IF signal (at 44 or 36 MHz) and a
needed for the design.
QPSK/16/32/64/128/256 QAM demodulator with
forward error correction.The CXRP56 DSP also contains
an 11-bit D/A converter, which can accommodate 65 The tool helps us not only to develop but also
MHz of upstream bandwidth for EuroDOCSIS and DVB compile the code and simulate the code.
applications, and a QPSK/8/16/32/64/128 QAM burst
upstream modulator. Conexant’s proven PHY This tool is also used to convert the compiled
technology exceeds all DOCSIS/EuroDOCSIS Embedded C code to its equivalent hex code.
2.0/1.1/1.0 requirements for low BERin noise-filled Start Plus Programmer: (ISP)
environments. The CXRP56 is the fastest solution in the
industry with integrated dual software programmable Start Plus programmer is used to fuse the built
network processing engines on board. Its unique packet hex code into the CPU CXRP56 DSP (here).
795
many of the real-time applications in which DSP
processors are applied.
ORCAD Circuit Design:
This tool is used to design the schematic of the 6. Implementation & Results:
hardware.
The Implementation of this project is done in real
5. Hardware Overview time environment i.e. MATLAB.we need to compile the
embedded ‘C’ code means .(source code) by using
ISP PROGRAMMER: compiler, after successful compilation we can generate
HEX file . This file can be dump into the microcontroller
/DSP by using ISP programmer. After connecting the
To program our micro-controller we’ve to go hardware, run the MATLAB code output will be display
for in system programming. Systems programming (or on the screen as follows.
system programming) is the activity of programming Initialization
system software [5]. The primary distinguishing The Initialization part includes the calculation of
characteristic of systems programming when compared the following steps:-
to application programming is that application 1. Number of points in calculation
programming aims to produce software which provides
services to the user (e.g. word processor), whereas
2. Sampling rate of digital message is set to 1
systems programming aims to produce software which
provides services to the computer hardware (e.g. disk
defragmenter). It also requires a greater degree of 3. Sampling rate of Analog message is set to 1
hardware awareness.ISP is a way to serially program our
micro controller, while it resides in its place, in other 4. M-ary number is set to 16
words, without removing the chip from your board. ISP
(In System Programming) will provide you a simple and Message Formation
affordable home made solution to program and debug 1. Generating random bits
your micro controller/DSP based applications. 2. Plotting digital bit stream
Sometimes, ISP can become very useful, when adjusting
some delays, frequencies or any other values that you Digital bit stream
would intend to find by trial and error.
EMBEDDED C
796
The Input bit streams are generated as shown in the fig
are generated by MATLAB as the random bit streams by
setting M-ary number M=16,and the length of the bit
stream is set to 100.The sampling frequency and the
digital frequency is set to unity. Finally a digital bit
stream is generated.
1. Oversampling factor
4. Discard transient
797
As a modulated signal is generated, it is passed
in the channel with noise present in it automatically.
The signal gets added up to noise and a modulated signal
with noise is displayed.
DEMODULATION
Demodulation of the received signal is done by
using coherent sine and cosine signals the two
streams are then passed through RRC filter. The signal is
sampled and decision is taken by the Slicer. The original
symbols are generated by decoding the I and Q symbols.
The corresponding output of the Demodulation Section
is as follows:-
798
The comparison shows that the original bit
stream generated at the transmitter side is same as the bit
stream received at the receiver side. Since both the bit
streams are matching the designed digital
communication system is having better throughput and is
highly versatile in nature
7. Application:-
The ADSL Device configured using device driver
technology can be used in various applications. One of the
applications is as shown in the figure given below.
799
Finally, synchronization between the transmitter and the [5] Ibraheem, O.W. , Khamiss, N.N.,
receiver is to be investigated. The applications of this Comput. Eng. Dept., “Design and Simulation of
project are manifold. If any application uses the Asymmetric Digital Subscriber Line (ADSL)
CONNEXANT DSP the drivers can be employed to run Modem”April 2008,Univ. of Kalamoon (UOK),
any peripheral device. The drivers written for each Damascus.
module enables the programmer to use each of the
[6] Soininen, J.-P., Boumard, S.,Salminen, T., Heusala,
peripherals even with a limited knowledge of the
H.,” Application of decision-making method for
Connexant. Instead of starting the design from scratch
architecture selection of ADSL modem” VTT Electron.,
with a detailed study of the peripheral, the designer, can
Oulu.
make use of the already existing driver functions. To
achieve the desired specifications, the corresponding [7] Surim Ryu; Se Young Eun; Sunwoo, M.H.,” Design
parameters are passed to each function. The I/O drivers of an efficient high-speed VLSI architecture for WLAN
by themselves can be modeled as an Operating System modem”, C&S Technol. Co. Ltd., Seoul, South Korea.
for the CPU. The I/O driver functions are an
indispensable part of any real-time application which
employs the CONNEXANT. Many application programs
can be developed with these I/O drivers as the basic
building blocks enabling easier and efficient
programming.
9. References
800