Sunteți pe pagina 1din 2

Analog Circuits and Systems Through SPICE Simulations

Assignment -2

Attempt all questions

1. Increasing the load resistance of a common source amplifier ___ the total output noise. It ______ the input
referred noise
(a) increases, increases (b) increases, decreases (c) decreases, increases (d) decreases ,
decreases

2. Increasing the W of the input device of common source amplifier (assume bias current remains fixed)
_____ the 1/f noise and _____ the thermal noise at the output
(a) increases, increases (b) increases, decreases (c) decreases, increases (d) does not affect ,
increases

3. Increasing the channel length of the load device of an active load common source amplifier has what effect
on input referred 1/f noise :
(a) increases (b) decreases (c) no effect (d) depends upon other factors

4. For the input device of a CS amplifier , which of the following would reduce the input referred thermal
noise :
(a) increasing bias current (b) increasing W (c) increasing L
(d) all of the above

5. Placing a 100pF capacitor at the output of the common source amplifier has what effect on the RMS value
of the output noise.
(a) increases (b) decreases (c) stays same (d) depends on the
load device.

6. Assume that a white noise source of value 10 nV/√ is applied to an ideal band-pass filter of bandwidth
10kHz . What would be the output RMS noise value.
(a) 1µV (b) 10µV (c) 100µV (d) 1mV

7. Increasing load resistance of a CS amplifier _____ output SNR and ____________ the output referred
noise:
(a) increases, increases (b) increases, decreases (c) decreases, increases (d) decreases ,
decreases

8. Assume two independent noise sources with RMS values of 20nV each are summed up using an ideal analog
adder. The resulting signal would have an RMS value of:
(a) 10nV (b) 20nV (b) 30nV (c) 40nV

9. Increasing the channel length of all MOSFETs in a differential pair with current source load:
(a) increases gain (b) increases bandwidth (c) improves output swing (d) all
of the above

10. Minimum input common mode DC level applicable for an NMOS input differential pair can be lowered by:
(a) increasing the bias current (b) increasing the W/L of the tail current source (c) reducing the W/L of the
input pair (d) increasing the load resistance

11. Bandwidth of a common source amplifier can be improved by:


(a) reducing the bias current, (b) increasing the W/L of the input device (c) reducing the channel length
of the load device (d) all of the above
12. If the gain of a differential amplifier with resistive load must be increased while keeping the output DC
level unchanged, what must reduce:

(a) bandwidth (b) swing (c) bias current (d) all of the above
13. What is the dominant noise contribution of the tail current source of a fully matched differential amplifier
on differential output.
(a) 1/f (b) thermal (c) both components are comparable (d) both
components are negligible
14. For which of the following loads, the output DC point of a differential amplifier is well defined:
(a) current source load , (b) current –mirror load (c) diode connected load (d) parallel connection of
current source and diode connected load

15. For the same device dimensions and bias currents, for which of the following load a differential amplifier
would have highest bandwidth
(a) current source (b) current –mirror (c) diode connected (d) parallel connection of current source and
diode connected (both half the size of transistors in (a)-(c)

S-ar putea să vă placă și