Scribd Logo
Încărcați

Bine ați venit la Scribd!

  • Tugas Praktikum Sistem Digital 1 D&e 18

    Încărcat de

    Naufal
    67 vizualizări26 pagini
    The document describes experiments conducted on digital logic circuits as part of a digital systems 1 laboratory course. It includes experiments on arithmetic circuits like half adders, full adders, half subtractors and full subtractors. It also includes experiments on encoder and decoder circuits to convert between binary and decimal numbers and display on 7-segment displays. Experiments are also described on multiplexer circuits using the 74LS153 IC and on flip-flop circuits including RS and D flip-flops using NAND gates and the 74LS74 IC respectively. Tables show input test cases and resulting outputs observed for each experiment.

    Descriere originală:

    sistem digital

    Titlu original

    Tugas Praktikum Sistem Digital 1 d&e 18

    Drepturi de autor

    © © All Rights Reserved

    Formate disponibile

    PDF, TXT sau citiți online pe Scribd

    Vi se pare util acest document?

    Este necorespunzător acest conținut?

    Raportați acest document
    The document describes experiments conducted on digital logic circuits as part of a digital systems 1 laboratory course. It includes experiments on arithmetic circuits like half adders, full adders, half subtractors and full subtractors. It also includes experiments on encoder and decoder circuits to convert between binary and decimal numbers and display on 7-segment displays. Experiments are also described on multiplexer circuits using the 74LS153 IC and on flip-flop circuits including RS and D flip-flops using NAND gates and the 74LS74 IC respectively. Tables show input test cases and resulting outputs observed for each experiment.

    Drepturi de autor:

    © All Rights Reserved
    Descărcați ca PDF, TXT sau citiți online pe Scribd
    Indicator pentru conținut neadecvat
    67 vizualizări26 pagini

    Tugas Praktikum Sistem Digital 1 D&e 18

    Încărcat de

    Naufal
    The document describes experiments conducted on digital logic circuits as part of a digital systems 1 laboratory course. It includes experiments on arithmetic circuits like half adders, full adders, half subtractors and full subtractors. It also includes experiments on encoder and decoder circuits to convert between binary and decimal numbers and display on 7-segment displays. Experiments are also described on multiplexer circuits using the 74LS153 IC and on flip-flop circuits including RS and D flip-flops using NAND gates and the 74LS74 IC respectively. Tables show input test cases and resulting outputs observed for each experiment.

    Drepturi de autor:

    © All Rights Reserved
    Descărcați ca PDF, TXT sau citiți online pe Scribd
    Indicator pentru conținut neadecvat
    din 26

    TUGAS PRAKTIKUM SISTEM DIGITAL 1

    D/E TIF 2018

    A. Rangkaian Aritmatika
    a) Percobaan
    i) Rangkaian Half Adder
    (1) Peralatan Praktikum
    (a) Logicstate (c) 74LS86
    (b) Logicprobe (Big) (d) 74LS08
    (2) Tabel Hasil Pengamatan
    A B SUM CARRY
    0 0
    0 1
    1 0
    1 1

    (3) Kesimpulan

    ii) Rangkaian Full Adder


    (1) Peralatan Praktikum
    (a) Logicstate (d) 74LS08
    (b) Logicprobe (Big) (e) 74LS27
    (c) 74LS86 (f) NOT
    (2) Tabel Hasil Pengamatan
    A B C in SUM C out
    0 0 0
    0 0 1
    0 1 0
    0 1 1
    1 0 0
    1 0 1
    1 1 0
    1 1 1

    (3) Kesimpulan

    iii) Rangkaian Half Subtractor


    (1) Peralatan Praktikum
    (a) Logicstate (d) 74LS08
    (b) Logicprobe (Big) (e) NOT
    (c) 74LS86
    (2) Tabel Hasil Pengamatan
    A B DIV BOR
    0 0
    0 1
    1 0
    1 1

    (3) Kesimpulan

    iv) Rangkaian Full Subtractor


    (1) Peralatan Praktikum
    (a) Logicstate (e) 74LS27
    (b) Logicprobe (Big) (f) 74LS18
    (c) 74LS11 (g) NOT
    (d) 74LS08
    (2) Tabel Hasil Pengamatan
    A B SUM CARRY
    0 0
    0 1
    1 0
    1 1

    (3) Kesimpulan

    b) Latihan
    i) Kesimpulan Adder
    B. Coder
    a) Percobaan
    i) Rangkaian Encoder BCD to 7 Segment Common Anoda
    (1) Peralatan Praktikum
    (a) Logicstate (c) 74LS47
    (b) 7SEG-COM-ANODE

    (2) Tabel Hasil Pengamatan


    Output
    Input Biner
    Tampilan
    A B C D
    0 0 0 0
    0 0 0 1
    0 0 1 0
    0 0 1 1
    0 1 0 0
    0 1 0 1
    0 1 1 0
    0 1 1 1
    1 0 0 0
    1 0 0 1
    1 0 1 0
    1 0 1 1
    1 1 0 0
    1 1 0 1
    1 1 1 0
    1 1 1 1

    (3) Kesimpulan

    ii) Rangkaian Encoder BCD to 7 Segment Common Cathoda


    (1) Peralatan Praktikum
    (a) Logicstate (c) 74LS248
    (b) 7SEG-COM-
    CATHODE
    (2) Tabel Hasil Pengamatan
    Output
    Input Biner
    Tampilan
    A B C D
    0 0 0 0
    0 0 0 1
    0 0 1 0
    0 0 1 1
    0 1 0 0
    0 1 0 1
    0 1 1 0
    0 1 1 1
    1 0 0 0
    1 0 0 1
    1 0 1 0
    1 0 1 1
    1 1 0 0
    1 1 0 1
    1 1 1 0
    1 1 1 1

    (3) Kesimpulan

    iii) Rangkaian Encoder Desimal to BCD dengan tampilan 7 Segment Cathoda


    (1) Peralatan Praktikum
    (a) Logicstate (d) NOT
    (b) 74LS147 (e) 7SEG-COM-
    (c) 74LS248 CATHODE
    (2) Tabel Hasil Pengamatan
    Input Biner Output
    Desimal A B C D Tampilan
    1
    2
    3
    4
    5
    6
    7
    8
    9

    (3) Kesimpulan
    iv) Rangkaian Encoder Desimal to BCD dengan tampilan 7 Segment Cathoda
    (1) Peralatan Praktikum
    (a) Logicstate (c) 74LS145
    (b) Logicprobe

    (2) Tabel Hasil Pengamatan


    Biner Output
    A B C D
    0 0 0 0
    0 0 0 1
    0 0 1 0
    0 0 1 1
    0 1 0 0
    0 1 0 1
    0 1 1 0
    0 1 1 1
    1 0 0 0
    1 0 0 1
    1 0 1 0
    1 0 1 1
    1 1 0 0
    1 1 0 1
    1 1 1 0
    1 1 1 1

    (3) Kesimpulan

    v) Rangkaian Encoder Desimal to BCD dengan tampilan 7 Segment Cathoda


    (1) Peralatan Praktikum
    (a) Logicstate (c) NOT
    (b) Logicprobe (d) 74LS138
    (2) Tabel Hasil Pengamatan
    Biner
    Output
    A B C
    0 0 0
    0 0 1
    0 1 0
    0 1 1
    1 0 0
    1 0 1
    1 1 0
    1 1 1

    (3) Kesimpulan

    b) Latihan
    i) Kesimpulan Coder, Fungsi Encoder dan Decoder

    C. Plexer
    a) Percobaan
    i) Rangkaian Dual Multiplexer 4 Input
    (1) Peralatan Praktikum
    (a) Logicstate (c) 74LS153
    (b) Logicprobe (BIG)
    (2) Tabel Hasil Pengamatan
    Biner 1 Biner 2 Enable Selector Output
    A B C D A B C D E2 E1 S1 S0 Y1 Y2
    0 0 0 0
    0 0 0 1
    0 0 1 0
    0 0 1 1
    0 1 0 0
    0 1 0 1
    0 1 1 0
    0 1 1 1
    1 0 0 0
    1 0 0 1
    1 0 1 0
    1 0 1 1
    1 1 0 0
    1 1 0 1
    1 1 1 0
    1 1 1 1

    (3) Kesimpulan

    b) Latihan
    i) Lakukan pengujian diatas dengan berbagai jenis inputan data yang dimasukkan
    pada Data 1 dan Data 2, untuk melihat sifat dari rangkaian multiplexer di dalam
    IC 74LS153
    ii) Apa itu Plexer, Multiplexer, dan Demultiplexer

    D. Flip – Flop
    a) Percobaan
    i) Rangkaian RS Flip-Flop dengan gerbang NAND
    (1) Peralatan Praktikum
    (a) Logicstate (c) 74LS00
    (b) Logicprobe (BIG)
    (2) Tabel Hasil Pengamatan
    Input Output
    Operasi
    R S Q Q`
    0 0
    0 1
    1 0
    1 1

    (3) Kesimpulan

    ii) Rangkaian D Flip-Flop dengan IC 74LS74


    (1) Peralatan Praktikum
    (a) Logicstate (c) Clock
    (b) Logicprobe (BIG) (d) 74LS74
    (2) Tabel Hasil Pengamatan
    Input Output
    Operasi
    D Q Q`
    0
    0
    1
    1

    (3) Kesimpulan

    iii) Rangkaian T Flip-Flop dengan gerbang NAND


    (1) Peralatan Praktikum
    (a) Logicstate (c) Clock
    (b) Logicprobe (BIG) (d) 74LS00
    (2) Tabel Hasil Pengamatan
    Input Output
    Clock Operasi
    R S Q Q`
     0 0
     0 1
     1 0
     1 1
     0 0
     0 1
     1 0
     1 1

    (3) Kesimpulan

    iv) Rangkaian JK Flip-Flop dengan IC 74LS73


    (1) Peralatan Praktikum
    (a) Logicstate (c) Clock
    (b) Logicprobe (BIG) (d) 74LS73
    (2) Tabel Hasil Pengamatan
    Input Output
    Clock Operasi
    J K Q Q`
     0 0
     0 1
     1 0
     1 1
     0 0
     0 1
     1 0
     1 1

    (3) Kesimpulan

    b) Latihan
    i) Buatlah rangkaian RS & T Flip-Flop menggunakan gerbang NOR

    E. Counter
    a) Percobaan
    i) Rangkaian Up Counter dengan JK Flip-Flop
    (1) Peralatan Praktikum
    (a) Logicstate (d) 74LS73
    (b) Logicprobe (BIG) (e) 74LS247
    (c) Clock (f) 7SEG-COM-ANODE
    (2) Timing Diagram
    Clk
    QA
    QB
    QC
    QD

    (3) Kesimpulan

    ii) Rangkaian Up Counter dengan pembatas cacah


    (1) Peralatan Praktikum
    (a) Logicstate (e) 74LS73
    (b) Logicprobe (BIG) (f) 74LS247
    (c) Clock (g) NOT
    (d) 74LS13 (h) 7SEG-COM-ANODE
    (2) Timing Diagram
    Clk
    QA
    QB
    QC
    QD

    (3) Kesimpulan

    iii) Rangkaian Down Counter dengan JK Flip-Flop


    (1) Peralatan Praktikum
    (a) Logicstate (d) 74LS73
    (b) Logicprobe (BIG) (e) 74LS247
    (c) Clock (f) 7SEG-COM-ANODE
    (2) Timing Diagram
    Clk
    QA
    QB
    QC
    QD

    (3) Kesimpulan

    iv) Rangkaian Down Counter dengan pembatas cacah


    (1) Peralatan Praktikum
    (a) Logicstate (e) 74LS13
    (b) Logicprobe (BIG) (f) 74LS247
    (c) Clock (g) NOT
    (d) 74LS73 (h) 7SEG-COM-ANODE
    (2) Timing Diagram
    Clk
    QA
    QB
    QC
    QD

    (3) Kesimpulan

    b) Latihan
    i) Jelaskan Counter, Up Counter, dan Down Counter

    F. Register
    a) Percobaan
    i) Rangkaian SISO (Serial In Serial Out)
    (1) Peralatan Praktikum
    (a) Logicstate (c) NOT
    (b) Logicprobe (BIG) (d) Clock
    (e) 74LS73 /JKFF

    (2) Timing Diagram


    Clk
    Input
    Qout

    (3) Kesimpulan

    ii) Rangkaian SIPO (Serial In Paralel Out)


    (1) Peralatan Praktikum
    (a) Logicstate (d) Clock
    (b) Logicprobe (BIG) (e) 74LS73 /JKFF
    (c) NOT
    (2) Timing Diagram
    Clk
    Input
    QA
    QB
    QC
    QD

    (3) Kesimpulan

    iii) Rangkaian PISO (Paralel In Serial Out)


    (1) Peralatan Praktikum
    (a) Logicstate (d) 74LS74
    (b) Logicprobe (BIG) (e) 74LS00 / NAND
    (c) NOT (f) Clock
    (2) Timing Diagram
    Clk
    Load
    A
    B
    C
    D
    Qout

    (3) Kesimpulan

    iv) Rangkaian PIPO (Paralel In Paralel Out)


    (1) Peralatan Praktikum
    (a) Logicstate (c) Clock
    (b) Logicprobe (BIG) (d) DTFF

    (2) Timing Diagram


    Clk
    A
    B
    C
    D
    QA
    QB
    QC
    QD

    (3) Kesimpulan

    b) Latihan
    i) Jelaskan tentang Register

    CATATAN

    *TUGAS 3 (ARITMATIKA, CODER, DAN PLEXER)

    *TUGAS 4 (FLIP-FLOP, COUNTER, DAN REGISTER)

    1) Tugas dikumpul pada hari Senin, 07 Januari 2018 Pukul 23.59.59


    2) Buatlah Rangkaian pada proteus anda dan jangan lupa sertakan nama-nim-kelas pada
    setiap rangkaiannya
    3) Buat laporan hasil seperti format pada file ini, gambar, tabel, dan kesimpulan
    4) Jawablah dengan menggunakan bahasa masing-masing
    5) Sekian Terimakasih

    S-ar putea să vă placă și