Documente Academic
Documente Profesional
Documente Cultură
2
TABLE II
COMPARISON BETWEEN DIFFERENT MEMORY CONTROLLERS
Flex-OneNAND ONFI eMMC UFS
Memory 1) Sector (528 B) 1) Partial pages 1) Write Block 1) 8 Independent configurable
organization 2) 4 KB page (8-sectors) 2) Pages 2) Erase Group Logic Units (LU)
3) 1024 Block (64 pages SLC, 3) Blocks 3) Write Protect Group 2) 4 Well Known LUs (Boot,
128 pages MLC) 4) Logic Units Device, RPMB, Report LUNs)
5) Targets
Technology 2D 2D 2D 2D
Memory Cells Flash (Convertible SLC and Flash (SLC or MLC Flash (SLC) Flash (SLC)
MLC) or Both)
Memory partitions 1) OTP block. Only 1 partition 1) 2 Boot Area Partitions 1) Multiple User Data partition.
2) 1st block OTP. (x.128KB). 2) Boot partitions.
3) Partition Information blocks 2) 1 RPMB Partition 3) RPMB partition.
(PI). (128KB).
3) 4 General Purpose
Partitions & Enhanced user
data areas (x.WPs).
Modes of 1) Limited command based (for 1) Idle Mode. 1) Boot Mode 1) Active
operations boot only) 2)Active Mode. 2) Identification Mode 2) idle
2) register-based (Active) 3) Interrupt mode 3) Sleep
3) idle 4) Data transfer mode 4) Power down
5) pre active
6) pre sleep
7) pre power down
Data Protection 1) Write protection Write protect pin 1) Permanent WP 1) Permanent WP
2) Data protection during power 2) Temporarily WP 2) Power-on WP
down 3) Power-on WP
Encryption - - HMAC ( RPMB ) HMAC
( RPMB )
Number of 31 1 6 37
Registers
Size of registers 16 Bits 768 bytes parameter Differ from register to 32 Bits
page definitions. another.
Number Of Pins 39 Pins 48 Pins 13 Pins 14 Pins
Transmission Type Synch. / Asynch. Synch. / Asynch. Synchronous only Synch. / Asynch.
Number of 16 32 (9 Mandatory) 64 ( 21 reserved ) 27
commands
Command 16 Bits 8 or 16 Bits 48 Bits 128 Bits
length(bits)
Responses Status registers checked Status registers 5 Responses differ from UPIU Response (23 Bytes)
checked command to another
Command/Data Bus Command and data are sent on Command and data Command and data are Command sent on Upstream
the same Bus. are sent on the same sent on different Buses link.
Bus. Data sent on either up or Down
Device may support stream link.
2 independent data
buses.
Interface 1) CLK 1)CLK/(Write 1) CLK 1) CLK
2) CMD & Data line enable) 2) Reset 2) Reset
3) Interrupt 2) CMD enable 3) 1-Bit CMD line 3) Downstream/Upstream lane
4) RDY 3) Address Enable (bidirectional) Input/output
5) Write Enable 4) Data/CMD line 4) 8-Bits Data lines 4) Differential input/ output
6) Address Valid Data 5) Data Strobe (bidirectional) true and complement signal
7) Reset 6) Ready/Busy pair
7)Read/Write
Enable
8)Reset
Interface Type Parallel Parallel Parallel Serial
Booting Mandatory No Booting Optional Optional
Clock(MHz) 66/ 83 Up to 200 200 19.2/26/38.4/52
Speed 66/ 83 MB/s 400 MB/s 200 MB/s 300 MB/s
Reliability ECC ECC CRC CRC
Data Rate SDR SDR/DDR SDR/DDR DDR
Timing One Timing Mode 5 timing modes One Timing Mode One Timing Mode
Topology Point to point Point to point Point to point Point to point
Bandwidth(Gb/s) - - - 3 per lane
3
TABLE III
COMPARISON BETWEEN THE MOST COMMON ARCHITECTURE IN TERMS OF COMMANDS
Features Flex-OneNAND ONFI eMMC UFS
Read 9 9 9 9
Write 9 9 9 9
Write Protection 9 9 9 9
Erase 9 9 9 9
Background operations 9 9
High Priority interrupt 9 9
Context Management 9 9
Data Tag Mechanism 9 9
Power off Notification 9 9
Lock/Unlock 9
Encryption 9 9
Packed operations 9
Command queuing 9
Partition 9 9
Copy-back 9 9
Log
Boot 9 9 9
Reset 9 9 9 9
Sleep 9 9
Power down 9
Parallel operation 9 9