Sunteți pe pagina 1din 3

This article has been accepted for inclusion in a future issue of this journal.

Content is final as presented, with the exception of pagination.

IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS 1

A CMOS Ultrawideband Pulse Generator


for 3–5 GHz Applications
Ruibing Dong, Member, IEEE, H. Kanaya, Member, IEEE, and Ramesh K. Pokharel, Member, IEEE

Abstract— A low-power ultrawideband (UWB) pulse generator modulation (PPM) [5], [7]. To overcome this problem, spec-
based on pulsed oscillator architecture for 3–5 GHz applications trum scrambling techniques should be employed. It is reported
is proposed. The pulsed oscillator is improved, so it realizes that the spectral lines can be suppressed by the combination
binary phase shift keying (BPSK) modulation. Unlike ON – OFF of binary phase shift keying (BPSK) and PPM [5], [7].
keying or pulse-position modulation (PPM), BPSK can scramble To avoid interfering with GPS, the PSD on GPS band should
the spectrum, so it can be used in high pulse rate applications
be suppressed greatly. However, it is not easy to realize on-chip
without having spectral line problem. The signal structure in
this design is burst mode of PPM+BPSK. The proposed UWB with a simple structure. To get large suppression, off-chip
pulse generator was successfully implemented on 0.18-μm CMOS filter was needed in [5], [7], and [8]. The suppression on
technology. The peak-to-peak amplitude of output pulse is about GPS band was not significant in [4]; antenna was co-designed
220 mV with 50- load, the maximum power consumption in [6].
is 4 mW at a raw data rate of 7.8 Mbps and the energy This letter proposes a pulsed oscillator-based UWB pulse
consumption is 32 pJ/pulse at a pulse rate of 125 Mpulses/s. generator that realizes a burst mode of BPSK+PPM modula-
Index Terms— Balun, CMOS, low power, pulse generator, tion with large suppression on GPS band. It maintains low
pulsed oscillator, ultrawideband (UWB). power consumption and overcomes the spectral line problem
that exists in OOK and PPM modulation. The architecture
mainly consists of modified ring oscillators and an on-chip
I. I NTRODUCTION balun with high pass characteristic [9] as a filtering compo-
nent. The modified ring oscillator can be preset to control the
A S THE demand for low-power system is increasing
with the emerging applications such as sensor networks
and body area networks, impulse radio ultrawideband (IR-
phase of the output signal, so BPSK modulation can be real-
ized. Also, large suppression on GPS band is realized without
UWB) communication is considered as a potential candidate using extra filter because of the high pass characteristic of
for such applications. However, to avoid the interference to balun.
narrowband systems, the Federal Communications Commis-
sion requires that the power spectral density (PSD) must be
lower than −41.3 dBm/MHz in the 3.1–10.6 GHz band and II. D ESIGN OF UWB P ULSE G ENERATOR
−75.3 dBm/MHz in the Global Position System (GPS) To demonstrate the concept, an UWB pulse generator is
band [1]. A lot of circuit topologies on CMOS with var- designed using 0.18-μm CMOS technology. The signal struc-
ious modulation schemes were proposed to satisfy this ture adopts burst mode PPM+BPSK. For example, one symbol
specification [2]–[8]. time has 128-ns length, and is divided into two intervals.
One of the most popular topologies is to employ pulsed If 0–64-ns interval contains pulse burst, it means data “0”;
oscillator architecture because of its superiority in the power and if 64–128 ns contains pulse burst, it means data “1.”
and energy consumption [2]–[4]. This method features an In this design, one burst contains 16 pulses, and each pulse
oscillator operating at the center frequency of the UWB lasts for about 2 ns. The PPM is for data transmission. The
pulse, which can be switched rapidly. The baseband signal BPSK may not carry data but is for the purpose of scrambling
modulates the local oscillator directly, so it is up-converted output PSD to make it more smooth [5]. The proposed UWB
to the radio frequency effectively [2]. The UWB pulse gen- pulse generator, shown in Fig. 1, is constructed from four
erators [3], [4] that employ ON - OFF keying (OOK) modula- blocks: control circuit; pulse generator core; inverter string;
tion, cannot control the phase of output signal. Furthermore, and balun.
this modulation scheme produces discrete spectral lines in The control circuit receives external signals and generates
the output power spectrum, especially when the pulse rate control signal for pulsed ring oscillator. The logic for PPM
is high [2]–[4]. This problem also exists in pulse-position and BPSK control are marked with gray in Fig. 1, whose
simulated time diagram is shown in Fig. 2(a). The 15.6-Mbps
Manuscript received January 8, 2017; revised March 3, 2017; accepted input control signal is divided into two streams, one is for
March 15, 2017. This work was supported in part by a Grant-in-Aid for
Scientific Research (C) under Grant 16K06301 and in part by the VLSI PPM and the other is for BPSK. The stream for BPSK is
Design and Education Center, University of Tokyo in collaboration with spread to phase ctrl by a linear feedback shift register (LFSR)
CADENCE Corporation and Keysight Technologies. (Corresponding author: that generates pseudorandom bits. The LFSR together with
Ruibing Dong.) the extra signal make the phase ctrl randomly. The stream for
The authors are with the Graduate School of Information Science
and Electrical Engineering, Kyushu University, Fukuoka 819-0395,
PPM is exclusive or with a 7.8-MHz clock that has 50% duty
Japan (e-mail: csdrbster@gmail.com; Kanaya@ed.kyushu-u.ac.jp; cycle. Then it is spread to Vc to switch the ring oscillator.
pokharel@ed.kyushu-u.ac.jp). The data rate and the pulse bandwidth, which determines by
Digital Object Identifier 10.1109/LMWC.2017.2701306 the pulse duration time, are both controlled by the trigger
1531-1309 © 2017 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.

2 IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS

Fig. 1. Block diagram of proposed UWB pulse generator.

Fig. 3. Output PSD of UWB impulse generator and S-parameter of balun.

is not affected when the frequency changes. Fig. 2(b) shows


the simulation results of core circuit. The delay cell of ring
oscillator is controlled by V c and V¯C . When V c is high, the
oscillation starts. When V c is low, the oscillation stops. The
polarization of UWB pulse is controlled by phase ctrl. The
node Na can be preset to Vdd or ground through switch S1
and single-pole double-throw (SPDT) switch. Supposed that
SPDT switch is connected to Vdd, the nodes Na, Nb, and Nc
are preset to Vdd, ground, and Vdd, respectively. So when the
Fig. 2. Simulated waveform. (a) Control circuit. (b) Core circuit. oscillation starts up, the output signal P start from Vdd and P̄
start from zero voltage. While, if the Na is preset to ground, P
frequency. When it is set to 500 MHz, the data rate is about will start from ground, and out-phase pulse can be generated.
7.8 Mbps, and the pulse duration is about 2 ns. As shown in Fig. 2(b), the pulse on the right is out-phasing
The core circuit consists of two pulsed ring oscillators. with the one on the left. A differential scheme is adopted to
It is able to switch ON / OFF state rapidly, which is so fast further enhance the phase accuracy of BPSK.
that high level of side lobes appears on spectrum. Therefore, Finally, the differential signal is amplified by an inverter
the UWB pulse should be filtered. For the purposes of low string and combined by a balun with capacitors connected in
power consumption, the width of M1–M6 is set to be the series [9]. The balun has third-order high pass performance
minimum that can maintain resonance at the highest channel. because the capacitors connected to the on-chip balun provide
M7 and M8 have the same current capability, so the startup two transmission zeroes at low frequency. As shown in Fig. 3,
time of out-phase pulses is similar to each other. Because ring insertion loss is −5 dB at 3.1 GHz, and −24 dB at 1.6 GHz.
oscillator is sensitive to process and temperature, the variety Thus, the suppression is as high as 19 dB.
should be estimated by Monte Carlo simulation. Its resonance The proposed UWB pulse generator was fabricated in
frequency is tuned by changing the supply voltage, which is 0.18-μm CMOS technology, and its die photograph is shown
independent of other voltage supplies, so that the output power in Fig. 4. The die area is 0.85 × 0.65 mm2 including test pads.
This article has been accepted for inclusion in a future issue of this journal. Content is final as presented, with the exception of pagination.

DONG et al.: CMOS ULTRAWIDEBAND PULSE GENERATOR FOR 3–5 GHz APPLICATIONS 3

TABLE I
P ERFORMANCE C OMPARISON W ITH P REVIOUSLY P UBLISHED W ORKS

of oscillator. As a potential improvement in future, digitally


controlled ring oscillator would be better [10]. The −10-dB
bandwidth is about 1.2 GHz. The power dissipation is 4 mW
at 4.5 GHz center frequency. The DC peak is four times of
average power consumption, about 16 mW. When no pulse
is transmitted, it can be turned off and no static current is
consumed. Table I shows the performance comparison with
previously reported works. It shows that the proposed UWB
pulse generator has low energy consumption, and is suitable
for low power applications.

IV. C ONCLUSION
A 3–5 GHz UWB pulse generator based on pulsed oscillator
Fig. 4. Photograph of fabricated chip. structure with a new topology is proposed. The pulsed oscilla-
tor is improved to be able to control the phase of UWB pulse,
thus burst mode of PPM+BPSK modulation is realized. And
the PSD on GPS band is greatly suppressed by an on-chip
balun with a high pass characteristic. The maximum power
consumption is 4 mW at a raw data rate of 7.8 Mbps, and the
energy consumption per pulse is 32 pJ/pulse at a pulse rate of
125 Mpps. It is expected to be useful for low power and high
pulse rate incoherent IR-UWB radio communication.

R EFERENCES
[1] Revision of Part 15 of the Commission’s Rules Regarding Ultra-
Wideband Transmission Systems, document ET-Docket 98-153,
FCC02-48, Federal Communications Commission, 2002.
[2] S. Sim, D.-W. Kim, and S. Hong, “A CMOS UWB pulse generator for
6–10 GHz applications,” IEEE Microw. Wireless Compon. Lett., vol. 19,
no. 2, pp. 83–85, Feb. 2009.
[3] M. J. Zhao, B. Li, and Z. H. Wu, “20-pJ/pulse 250 Mbps low-complexity
CMOS UWB transmitter for 3–5 GHz applications,” IEEE Microw.
Fig. 5. Measurement output waveform (w/o compensation). Wireless Compon. Lett., vol. 23, no. 3, pp. 158–160, Mar. 2013.
[4] D. Lin, A. Trasser, and H. Schumacher, “Si/SiGe HBT differential
impulse generator for high-speed UWB applications,” Electron. Lett.,
III. M EASUREMENT R ESULTS vol. 46, no. 24, pp. 1634–1635, Nov. 2010.
[5] Y. Choi, Y. Kim, H. Hoang, and F. Bien, “A 3.1–4.8-GHz IR-UWB
The UWB pulse generator was measured on wafer. The all-digital pulse generator with variable channel selection in 0.13-μm
measurement output waveform is shown in Fig. 5. The data CMOS technology,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 59,
“0” and “1” have different pulse position. One burst contains no. 5, pp. 282–286, May 2012.
16 UWB pulses. The points in the enlarge view identify the [6] M. Demirkan and R. R. Spencer, “A pulse-based ultra-wideband trans-
mitter in 90-nm CMOS for WPANs,” IEEE J. Solid-State Circuits,
polarization of the first oscillation cycle, which is preset by the vol. 43, no. 12, pp. 2820–2828, Dec. 2008.
phase ctrl signal. The time between two nearby pulses is about [7] K. Na, H. Jang, H. Ma, Y. Choi, and F. Bien, “A 200-Mb/s data
4 ns. The envelop of pulses changes smoothly because of the rate 3.1–4.8-GHz IR-UWB all-digital pulse generator with DB-BPSK
filtering effect of the balun. The peak-to-peak voltage of UWB modulation,” IEEE Trans. Circuits Syst. II, Exp. Briefs, vol. 62, no. 12,
pulse is about 220 mV with 50- load after compensation. pp. 1184–1188, Dec. 2015.
[8] O. Werther et al., “A fully integrated 14 band, 3.1 to 10.6 GHz
When the trigger frequency is 500 MHz, the data rate is 0.13 μm SiGe BiCMOS UWB RF transceiver,” IEEE J. Solid-State
7.8 Mbps and the pulse rate is 125 Mpps. It can be scaled Circuits, vol. 43, no. 12, pp. 2829–2843, Dec. 2008.
in a range of about 20% while the output PSD can be [9] R. Dong, R. K. Pokharel, H. Kanaya, and K. Yoshida, “Balun with
maintained well. The measured PSD at 7.8 Mbps together with passband characteristic for ultra-wideband (UWB) impulse radio trans-
mitter,” in Proc. IEEE RWS, Jan. 2012, pp. 323–326.
the simulation results without BPSK scrambling are shown [10] R. K. Pokharel, A. Tomar, H. Kanaya, and K. Yoshida, “3.6 GHz highly
in Fig. 3. The PSD does not contain obvious spectral line. monotonic digitally controlled oscillator for all-digital phase locked
The channel was switched by varying the supply volgate loop,” in Proc. IEEE IMS, Jun. 2011, pp. 1–4.

S-ar putea să vă placă și