Documente Academic
Documente Profesional
Documente Cultură
March 2015
MM74HC02
Quad 2-Input NOR Gate
Ordering Information
Part Number Top Mark Package Packing Method
MM74HC02M MM74HC02M SOIC 14L Rail
MM74HC02MX MM74HC02M SOIC 14L Tape and Reel
MM74HC02MTC HC02 TSSOP 14L Rail
MM74HC02MTCX HC02 TSSOP 14L Tape and Reel
Top View
Notes:
1. Unless otherwise specified all voltages are referenced to ground.
2. Power dissipation temperature derating - plastic “N” package: -12 mW/°C from 65°C to 85°C.
IIN Maximum Input 6.0 VIN = VCC or GND ±0.1 ±0.1 ±0.1 μA
Current
Maximum Quiescent VIN = VCC or GND
ICC 6.0 2.0 20 40 μA
Supply Current IOUT = 0 μA
Note:
3. For a power supply of 5 V ±10% the worst case output voltages (VOH, and VOL) occur for HC at 4.5 V. Thus the 4.5V
values should be used when designing with this supply. Worst case VIH and VIL occur at VCC = 5.5 V and 4.5 V
respectively. (The VIH value at 5.5 V is 3.85 V.) The worst case leakage current (IIN, ICC, and IOZ) occur for CMOS at
the higher voltage and so the 6.0 V values should be used.
AC Electrical Characteristics
VCC = 2.0 V to 6.0 V, CL = 50 pF, tr = tf = 6 ns (unless otherwise specified)
TA =-40 TA =-55
TA = 25°C
Symbol Parameter VCC (V) Conditions to 85°C to 125°C Unit
Typ. Guaranteed Limits
2.0 45 90 113 134
tPHL, tPLH Maximum 4.5 9 18 23 27 ns
Propagation Delay
6.0 8 15 19 23
2.0 30 75 95 110
tTLH, tTHL Maximum Output 4.5 8 15 19 22 ns
Rise and Fall Time
6.0 7 13 16 19
Power Dissipation
CPD (per gate) 20 pF
Capacitance(4)
8.75
8.50 A 0.65
7.62
14 8
B
5.60
6.00 4.00
3.80
0.90
SEATING PLANE
0.50
(1.04)
DETAIL A
SCALE: 20:1
0.65
5.00±0.10 A
0.43TYP
14 8
6.4
4.40±0.10 6.10
3.2
1.65
1 7 0.2 C B A
PIN#1 IDENT TOP VIEW ALL LEAD TIPS
0.45
RECOMMENDED LAND PATTERN
SEE DETAIL A
1.2 MAX
0.90+0.15
-0.10
0.20
0.10±0.05 0.09
0.09 MIN
NOTES: GAGE PLANE
A. CONFORMS TO JEDEC REGISTRATION MO-153,
VARIATION AB, REF NOTE 6
B. DIMENSIONS ARE IN MILLIMETERS. 0.25
0.09 MIN
C. DIMENSIONS ARE EXCLUSIVE OF BURRS, 0°- 8°
0.6±0.1
MOLD FLASH, AND TIE BAR EXTRUSIONS SEATING PLANE
D. DIMENSIONING AND TOLERANCES PER ANSI 1.00
DETAIL A
Y14.5M, 2009.
E. LANDPATTERN STANDARD: SOP65P640X110-14M.
F. DRAWING FILE NAME: MKT-MTC14rev7.
Authorized Distributor
Fairchild Semiconductor:
MM74HC02M_Q MM74HC02MTC_Q