1

Curriculum Vitae

Tanish Agrawal
115/3, Sector – 3, Gitanjali Nagar, Email: dazzlingtanish@gmail.com
P.O. – Shankar Nagar, Raipur, Chhattisgarh – 492007, India Ph: +91-9302913232

Objective
To be associated with an organisation through which I would be able to acquaint myself with latest
technologies and come up with innovative products that would be useful to the mankind. I believe my
ambition to excel by utilising the opportunities provided to me to the maximum and my ability to perform well
in teams, either as a member or as a leader, will help me pursue that.

Education
B.Tech, Information and Communication Technology (ICT) (CGPA 8.82/10.0), 2008
Dhirubhai Ambani Institute of Information and Communication Technology (DA-IICT), Gandhinagar (India)

All India Senior School Certificate Examination (86.2%), 2004

Holy Cross Senior Secondary School Kapa, Raipur (India)

All India Secondary School Examination (87.4%), 2002

Holy Cross Senior Secondary School Kapa, Raipur (India)

Interests
• Embedded Systems
• Sensor Network
• ASIC Design
• System-on-chip
• Digital Circuit Design and Layout

Major Electives Taken

Introduction to VLSI, Digital System Architecture, Laboratory in VLSI, Embedded System, Sensor Networks,
Introduction to Simulation, Introduction to Nanoscience and Technology, Computer Networks

Work Experience
• Teaching Assistant (Jan’08 – Apr’08)
Worked as a Teaching Assistant for the course Systems Software at DA-IICT, Gandhinagar under Prof.
Sanjay Chaudhary. This includes teaching shell scripting, file handling, process creation and its C
programming, signal processing and its C programming and inter-process communication.

• Teaching Assistant (Aug’07 – Nov’07)

Worked as a Teaching Assistant for the course Computer Skills at DA-IICT, Gandhinagar under Prof.
Prabhat Ranjan. This included teaching basic Linux commands, open office suite, webpage design, MySQL,
PHP, Diagram Editor (Dia) and GnuPlot.

• Research Internship (May’07 – Jul’07)

Worked as an internee at DA-IICT, Gandhinagar under Prof. Prabhat Ranjan. The internship was aimed for
the design of an Image Sensor Network using camera traps. An interface between microSD card and the
microcontroller through SPI bus was successfully developed. This internship was carried out at DA-IICT,
Gandhinagar.

• Industrial Internship (May’06 – Jul’06)

Worked as an internee at Chain Electronics Pvt. Ltd., Gandhinagar under Mr. Hemant Savla. I learnt about
microcontroller programming and used it for small applications. This internship also exposed me to the
industry culture, industry ways of doing things, team work, inter-personal dynamics and behavior. This
internship was carried out at Chain Electronics Private Limited, Gandhinagar.
 2
Major Projects
• CENSE – Wireless Sensor Network Testbed - Developed a platform to facilitate easier and faster
testing of Sensor Network applications in order to reduce time and cost involved in developing them.
Testbed developed will have modules like power, communication, processor and sensors and each of them
can be changed independent of the other modules. A chip called ZigBit from Meshnetics which consists of
ATmega1281 microcontroller and AT86RF230 transceiver was used for the processor board. Few sensors
like temperature, humidity, light and accelerometer were ported onto the system.

• Image Sensor Network - Designed and made a working model of the node for Wildlife monitoring using
Image Sensor Network based camera traps. Each node consists of a camera to capture the images,
external flash memory to store images, communication system to transfer the stored images to a remote
base station, passive infrared (PIR) sensor to detect the motion of an animal passing by and circuit for
flashing light during night. This Project was funded by Wild Life Institute of India, Dehradun.

• Designing of 2-Stage Operational CMOS Amplifier - Designed a 2-Stage operational CMOS amplifier
and verifying the circuit for the given specifications by simulating on LT Spice.

• 8-bit Custom Adder using two 4-bit Carry Look ahead Adders (CLAs) with Ripple Carry -
Implemented the digital adder circuit on MAGIC at the layout level, using standard cell design approach.
Static CMOS logic was used for designing all standard cells. Verification of the design was done using LT
Spice tool and a demonstration of its working was given.

• Implementation of LC3 processor on FPGA - Implemented soft LC-3 (8-bit RISC) processor in Verilog
HDL and demonstrated its working on SPARTAN-3 Xilinx FPGA.

• Simulation of Wireless Sensor Network for monitoring wild life - Simulated a node’s lifetime in
terms of energy and the optimum amount of memory required to store data for certain parameters like
the amount of time for which the node will be in sleep mode or active mode and many more.

• Implementation of 8-bit Booth Multiplier on FPGA - The project was to implement a multiplier using
Booth’s algorithm for the multiplication of two 8-bit numbers on FPGA. The multiplier can multiply 2’s
complement numbers also.

• Graphical User Interface (GUI) for a CNC Router - A CNC router is a machine, which is used to cut
the finished printed circuit board (PCB) with irregular shape. In this project, a software was designed
which takes in HPGL/G-Code files, which could be generated from any CAD software and converts it to the
stepper motor’s step/direction commands which are given by the XY table.

Skill Set
Programming Languages C, C++, Java, Assembly Language (8085, LC3), Visual Basic, Verilog (HDL)
Operating Systems Microsoft Windows 98/2000/NT/XP, Red Hat Linux 8.x/9.0
Tools Xilinx ISE, LT Spice, 8085 Simulator, Scilab, Magic, Oracle 9i, AVR Studio, Omnet++
Design Tools Adobe Photoshop, Adobe PageMaker, AutoCAD, Corel Draw, Adobe Dreamweaver
Web Technologies HTML, PHP, SQL

Achievements and Activities

• Organized Catechize (Computer Network Quiz) in college annual techfest Synapse, 2007.
• Won 1st prize in Crossword Puzzle related to electronics organized by Electronics Hobby Center (EHC),
DA-IICT.
• Among top 1% state wise in National Standard Examination in Physics, 2003-2004.
• Secured 88th position in National Level Science Talent Search Examination, 2004 in the National Level.
• Awarded Merit Certificate (75%) in National Mathematics Olympiad Contest A-Level, 2001.
• Among top 2000 candidates of India selected for interview (after clearing 2 written tests) of National
Talent Search Examination (NTSE), 2001-02.
• Secured 59th position in Global Mathematical Talent Probe (2001-02) with 93.66% percentile score.
• Awarded 2nd prize in speech competition speaking on the topic Importance of Transcendental Meditation in
life.