Documente Academic
Documente Profesional
Documente Cultură
FMC170 AC-Coupled,
High-Pin Count FMC ADC/DAC Card
Single 10-bit A/D & Single 10-bit D/A
The FMC170 is an analog-to-digital (A/D) in both the receive and transmit directions.
FEATURES: and digital-to-analog (D/A) FMC daughter The analog signal input and output are
card that provides one 10-bit A/D channel at AC-coupled and connected to MMCX
• Single-channel, 10-bit A/D up
5Gsps and one 10-bit D/A channel at 5Gsps. or SSMC coax connectors on the front
to 5Gsps
The sample clock can be supplied externally panel. The FMC170 allows flexible control
• Single-channel, 10-bit D/A up to or by an internal clock source (optionally of clock source, sampling frequency, and
5Gsps locked to an external reference). The clock calibration through I2C communication.
• VITA 57.1-2010 compliant tree enables cascading of multiple boards for The ADC has individual calibration circuits
• Conduction-cooled – Standard phase-locked sampling. A trigger input is also for fine-tuning of gain, offset, and phase.
Option available for customized sampling control. The card is also equipped with power
• AC-coupled analog signals The FMC170 is mechanically and electrically supply and temperature monitoring and
compliant to the FMC standard (ANSI/VITA offers several power-down modes to switch
• LVDS IO signaling
57.1-2010). off unused functions or protect the card
• 6 SSMC or MMCX front panel from overheating. The FMC170 is ideal
connectors It is HPC (high-pin count)-compatible and can for applications where limited space is
• Clock source, sampling be used in a conduction-cooled environment. available such as RADAR/SONAR, wireless
frequency, and calibration The low latency data path of the FMC170 telecommunications, and aerospace test and
through I2C communication enables 2.5GHz of instantaneous bandwidth measurement instruments.
• Flexible clock tree enables:
ANSI/VITA 47 Air-cooled Conduction-cooled
-- Internal clock source
-- External sampling or reference EAC4 EAC6 ECC1 ECC4
LVDS
EV10AQ190
and temperature; perform memory tests; Analog LVDS Data [10]
IN 5Gsps
measure the PCIe bandwidth; update 10-bit LVDS Data [10]
FPGA firmware; and access StellarIP.
• StellarIP is available for this product. It
provides a simple way to design FPGA CAL
firmware with automated code and CLK LVDS Data [10]
bitstream generation. RESET_L
DAC LVDS Data [10]
• Data analyzer makes it possible to display MD662H LVDS Data [10]
Analog
digitized data in real time. 5Gsps
OUT LVDS Data [10]
• This module can be used on any VITA 10-bit
57.1-compliant HPC carrier card.
• User Manual
• Performance Report
• Support provided on Abaco Systems’
support forum private boards
• Reference designs available for multiple
FPGA carriers
AS9100 Certified
Ordering information
Talk to us about your algorithmic requirements, Abaco Systems is a full-service firmware and software develop-
ment house. We are a specialist at high performance FFT and Video Processing. Check with us, we may have IP
Cores that meet requirements for your application, right off the shelf.
abaco.com @AbacoSys
©2016 Abaco Systems. All Rights Reserved. All other brands, names or trademarks are property
of their respective owners. Specifications are subject to change without notice.
12/16 A-DS-5102