Documente Academic
Documente Profesional
Documente Cultură
16BEC0578
ECE 4003
DIGITAL ASSIGNMENT-1
1. GPP + PLD the device is flexible since it can run a variety of applications. Since
the designers are using a PLD they can easily change the features of the GPP. This
situation may occur in the development and testing of a GPP.
2. AISP + PLD This device will run a class of applications. Since the designers are
using a PLD they can easily change the features of the ASIP. This situation may be
used when developing and testing an ASIP.
3. SPP + PLD This device will run a single program. However, since the designers
are using a PLD they can easily modify the program or make corrections. This
situation may occur when developing and testing an SPP.
is already developed and tested and a designers desire an IC but not the cost and
time of making a full-custom IC.
5. ASIP + Semi-Custom This device will execute a class of applications well since it
was optimized with those applications in mind. Once the
programming/connections are done, changes cannot be made. This situation
arises after an ASIP is fully developed and tested and an IC is desired but the time
and cost of full-custom IC is not.
7. GPP + Full-Custom This device will execute a variety of programs. Each layer
has been optimized so that the device will yield excellent performance and power
consumption. This option is one of the most expensive and is desired when the
performance, size, and power trade offs are of greater concern then cost and
time. This situation may arise after final development and testing. Moreover, a
large quantity of ICs will be produced thereby reducing the NRE per unit.
8. ASIP + Full-Custom This device will execute a domain specific application well.
Each layer has been optimized so the device will yield excellent performance and
power consumption. This option is one of the most expensive and is desired when
the performance, size, and power trade offs are of greater concern then cost and
time. This situation may occur after final development and testing. Moreover, a
large quantity of ICs will be produced thereby reducing the NRE per unit.
9. SPP + Full-Custom This device will execute a single program. Each layer has
been optimized such that the device will yield excellent performance and power
consumption. This option is one of the most expensive and is desired when the
performance, size, and power trade offs are of greater concern then cost and
time. This situation may occur after final development and testing. Moreover, a
large quantity of ICs will be produced thereby reducing the NRE per unit.
-------------------------------------------------------------------------------------------------------------
GUNEET ARORA
16BEC0578
Both the Raspberry Pi and the Arduino may look similar in terms of design, but they are
in fact very different devices with different purposes on what they can do.
– Both the devices are cute little circuit boards which look almost identical and were
initially designed to be learning tools, but they are in fact very different from each other.
literally all computational tasks like your personal computer, an Arduino is merely a
microcontroller motherboard that can run one program at a time. Arduino is just a
Linux and it has all the functionalities of a computer. It has a dedicated processor,
graphics output through HDMI, USB ports, memory, and it connects wirelessly to the
game server and much more. Arduino is an open source prototyping platform ideal for
making DIY electronics projects like home automation system, controlling motors and
4. Hardware
– Being a fully functional computer, Raspberry Pi is just like a regular computer with
USB, storage and video. Arduino, on the other hand, is not a computer so no video, no
SL Raspberry Pi Arduino
1 OS.It can run multiple programs at a part of the computer. It runs only one
components
port.
Raspberry Pi has 4 USB ports to Arduino has only one USB port to
7
connect different devices. connect to the computer.
The processor used is from ARM Processor used in Arduino is from AVR
8
family. family Atmega328P
Raspberry Pi Arduino
It’s a fully fledged It’s a microcontroller motherboard
computer that can perform which is just a single component of
all tasks like a standard the computer. It’s not an actual
personal computer. computer.
It runs an actual operating It does not run an operating
system in Linux. system.
It has storage and video,
It has no keyboard and mouse
USB, keyboard and mouse
input, no storage and video,
input just like your
nothing.
personal computer.
It hails from the United
It was born in Italy.
Kingdom.
It runs one program at a time and
It is capable of running
there’s no interactivity unless
multiple programs at once.
created.
It’s faster than the Arduino It’s slower than Pi when it comes to
in terms of clock speed. clock speed.
It’s great for electronic
It’s ideal for beginners looking to
enthusiasts and hobbyists
make cool electronic projects.
alike.
------------------------------------------------------------------------------------------------------------------------------------------
GUNEET ARORA
16BEC0578
3A)
8051 PIC
8-bit for standard core 8/16/32-bit
Bus width
PIC, UART, USART,
LIN, CAN, Ethernet, SPI,
Communication
UART, USART,SPI,I2C I2S
Protocols
12 Clock/instruction
cycle 4 Clock/instruction cycle
Speed
-----------------------------------------------------------------------------------------
FPGA Architecture
The general FPGA architecture consists of three types of modules. They are I/O
blocks or Pads, Switch Matrix/ Interconnection Wires and Configurable logic
blocks (CLB). The basic FPGA architecture has two dimensional arrays of logic
blocks with a means for a user to arrange the interconnection between the logic
blocks. The functions of an FPGA architecture module are discussed below:
• CLB (Configurable Logic Block) includes digital logic, inputs, outputs. It
implements the user logic.
• Interconnects provide direction between the logic blocks to implement the
user logic.
• Depending on the logic, switch matrix provides switching between
interconnects.
• I/O Pads used for the outside world to communicate with different
applications.
GUNEET ARORA
16BEC0578
FPGA Architecture
Logic Block contains MUX (Multiplexer), D flip flop and LUT. LUT implements the
combinational logical functions; the MUX is used for selection logic, and D flip flop
stores the output of the LUT
The basic building block of the FPGA is the Look Up Table based function
generator. The number of inputs to the LUT vary from 3,4,6, and even 8 after
experiments. Now, we have adaptive LUTs that provides two outputs per single
LUT with the implementation of two function generators.
Xilinx Virtex-5 is the most popular FPGA, that contains a Look up Table (LUT)
which is connected with MUX, and a flip flop as discussed above. Present FPGA
GUNEET ARORA
16BEC0578
Field Programmable Gate Arrays are classified into three types based on
applications such as Low-end FPGAs, Mid-range FPGAs and high-end FPGAs.
Types of FPGAs
These types of FPGAs are designed for low power consumption, low logic density
and low complexity per chip. Examples of low end FPGAs are Cyclone family from
Altera, Spartan family from Xilinx, fusion family from Microsemi and the Mach
XO/ICE40 from Lattice semiconductor.
These types of FPGAs are the optimum solution between the low-end and high-
end FPGAs and these are developed as a balance between the performance and
the cost. Examples of Mid range FPGAs are Arria from Altera, Artix-7/Kintex-7
series from Xlinix, IGL002 from Microsemi and ECP3 and ECP5 series from Lattice
semiconductor.
GUNEET ARORA
16BEC0578
These types of FPGAs are developed for logic density and high performance.
Examples of High end FPGAs are a Stratix family from Altera, Virtex family from
Xilinx, Speedster 22i family from Achronix, and ProASIC3 family from Microsemi.
ASIC architecture
ASIC stands for Application Specific Integrated Circuit. As the name implies, ASICs
are application specific. They are designed for one sole purpose and they function
the same their whole operating life. For example, the CPU inside your phone is an
ASIC. It is meant to function as a CPU for its whole life. Its logic function cannot be
changed to anything else because its digital circuitry is made up of permanently
connected gates and flip-flops in silicon. The logic function of ASIC is specified in a
similar way as in the case of FPGAs, using hardware description languages such as
Verilog or VHDL. The difference in case of ASIC is that the resultant circuit is
permanently drawn into silicon whereas in FPGAs the circuit is made by
connecting a number of configurable blocks.
They even have capability to reconfigure out into silicon, it cannot be changed.
a part of chip while remaining areas of The circuit will work same for its
data centres.
3 Easier entry-barrier. One can get started Very high entry-barrier in terms of
with FPGA development for as low as cost, learning curve, liaising with
4 Not suited for very high-volume mass Suited for very high-volume mass
production. production.
5 Less energy efficient, requires more Much more power efficient than
power for same function which ASIC can FPGAs. Power consumption of ASICs
to ASIC of similar process node. The process node can run at much higher
routing and configurable logic eat up frequency than FPGAs since its
function.
7 Analog designs are not possible with ASICs can have complete analog
specific analog hardware such as PLLs, transceiver, on the same die along
ADC etc, they are not much flexible to with microprocessor cores. This is the
8 FPGAs are highly suited for applications ASICs are definitely not suited for
such as Radars, Cell Phone Base Stations application areas where the design
etc where the current design might need might need to be upgraded frequently
design or concept. Many ASICs are design using ASICs unless it has been
themselves use FPGAs to validate their can be done to fix a design bug
10 FPGA designers generally do not need to ASIC designers need to care for
care for back-end design. Everything is everything from RTL down to reset
handled by synthesis and routing tools tree, clock tree, physical layout and
which make sure the design works as routing, process node, manufacturing
described in the RTL code and meets constraints (DFM), testing constraints
timing. So, designers can focus into (DFT) etc. Generally, each of the
GUNEET ARORA
16BEC0578
For many legacy CPLD devices, routing constrains most logic blocks to have input
and output signals connected to external pins, reducing opportunities for internal
state storage and deeply layered logic. This is usually not a factor for larger CPLDs
and newer CPLD product families.
Large number of gates available: CPLDs typically have the equivalent of thousands
to tens of thousands of logic gates, allowing implementation of moderately
complicated data processing devices. PALs typically have a few hundred gate
equivalents at most, while FPGAs typically range from tens of thousands to
several million.
Some provisions for logic are more flexible than sum-of-product expressions,
including complicated feedback paths between macro cells, and specialized logic
for implementing various commonly used functions, such as integer arithmetic.
The most noticeable difference between a large CPLD and a small FPGA is the
presence of on-chip non-volatile memory in the CPLD, which allows CPLDs to be
GUNEET ARORA
16BEC0578
used for "boot loader" functions, before handing over control to other devices not
having their own permanent program storage. A good example is where a CPLD is
used to load configuration data for an FPGA from non-volatile memory.
-------------------------------------------------------------------------------------------------------------
Created for the Internet of Things (IoT), the SimpleLink CC3200 device is a
wireless MCU that integrates a high-performance ARM Cortex-M4 MCU,
allowing customers to develop an entire application with a single IC. With on-chip
Wi-Fi, Internet, and robust security protocols, no prior WiFi experience is required
for faster development. The CC3200 device is a complete platform solution
including software, sample applications, tools, user and programming guides,
reference designs, and the TI E2E™ support community. The applications MCU
subsystem contains an industry-standard ARM Cortex-M4 core running at 80
MHz. The device includes a wide variety of peripherals, including a fast parallel
camera interface, I2S, SD/MMC, UART, SPI, I 2C, and four-channel ADC. The
CC3200 family includes flexible embedded RAM for code and data and ROM with
external serial flash bootloader and peripheral drivers. The Wi-Fi network
processor subsystem features a Wi-Fi Internet-on-a-Chip and contains an
additional dedicated ARM MCU that completely offloads the applications MCU.
This subsystem includes an 802.11 b/g/n radio, baseband, and MAC with a
powerful crypto engine for fast, secure Internet connections with 256-bit
encryption. The CC3200 device supports Station, Access Point, and Wi-Fi Direct
modes. The device also supports WPA2 personal and enterprise security and WPS
2.0. The Wi-Fi Internet-on-a-chip includes embedded TCP/IP and TLS/SSL stacks,
HTTP server, and multiple Internet protocols. The power-management subsystem
GUNEET ARORA
16BEC0578
----------------------------------------------------------------------------------------------------
NFE-3240 Features