SUPARNA R DADDIMANI

B.E (Electronics & Communication Engineer)

CONTACT INFOMATION
#259, 5th Main Road, 1st Stage E-mail Id : daddimanisuparna@gmail.com
Manjunath Nagar, Rajajinagar, Contact No : +91-8073514147
Bangalore -560010

Career Objective
Seeking a career in Information Technology industry that helps me to apply my technical
interpersonal skills and provides a constant learning and growth environment.

Education Qualification

Course Name of the Institution University Year of Marks/grade

passing
BE S.J.P.N. Trust’s Vishwesvaraya Technological
(ECE) Hirasugar Institute of University, Belagavi 2017 64.66
Technology,Nidasoshi
P.U.C S.D.V.S.Sangha PU Department of Pre-University
College ,Sankeshwar Education Board, Bangalore 2013 64.33
S.S.L.C S. K. HighSchool Hukkeri. Karnataka Secondary
Education Examination Board 2011 90.88

Technical Skills

Programming Language : Core Java, SQL.

Web Technology: HTML, CSS.
Other: Basic Knowledge on C and C++.

Technical Summary
CORE JAVA:
➢ Excellent Knowledge on OOP’s Concept like Inheritance,
Polymorphism, Encapsulation, Abstraction.
➢ Strong in Type Casting, Method overloading, and Method Overriding.
➢ Knowledge of Collection and Exception.
➢ Good Java Programming/Coding in Edit Plus and Eclipse.

SQL:
➢ Good understanding of RDBMS concepts.
➢ Exposure to constraints (PK, FK, NOTNULL, UNQ, CHECK).
➢ Ability to write queries using joins, sub queries, grouping etc.
➢ Knowledge of DDL, DML, TCL and DQL.

SOFTWARE EXPOSURE: JDK 1.8, Edit Plus, Eclipse, Oracle 10g, Notepad++.

Page 1 of 2
 .

Achievements
Academic
• Participated and presented a paper in ICRIE-2016 held at HIT Nidasoshi.
• 2nd Prize in National level Technical event (Paper Presentation) held at SIT Yadrav.

Academic project
Project name: “Design of High Speed Hardware Efficient Modified Booth Multiplier Using HDL”

Project description:
The project was aimed to study the time delay between a Booth’s multiplier and Modified Booth
Multiplier for 8-bit,16-bit, 32-bit, 64-bit.. The Field Programmable Gate Array (FPGA) kit was
used to dump the program with different input values. The Modified Booth Multiplier takes less
time for calculation than that of Booth multiplier for 8-bit, 16-bit, 32-bit, 64-bit.So Modified
Booth multiplier are more efficient compared to Booth Multiplier. The result was recorded in
nano seconds. The Modified Booth multiplier is extensively used for high speed multiplier circuit

Experience

➢ Company : “Bharath Electronics Limited (BEL) Bangalore”.

➢ Duration : 1 year (4th Feb, 2019 to 3rd Feb, 2020).
➢ Role : Graduate Engineer Trainee.
➢ Project : Electronic Voting Machine, Taranga MK1B, R118.

Personal information

Name : Suparna Daddimani.

Father’s Name : Ravindra Daddimani.
Date of Birth : 31st January, 1995
Nationality : Indian.
Mother Tongue : Kannada.
Linguistic Abilities : Kannada, English and Hindi.
Hobbies : Singing, Rangoli, cooking.
Permanent Address : Sambal Galli Hukkeri
Taluk: Hukkeri PIN: 591309
District: Belgaum, Karnataka.

Declaration

I hereby declare that all the above mentioned information is true to the best of my knowledge.

Date : 02nd March, 2020

Place: Bangalore. Suparna R. Daddimani.

Page 2 of 2