Documente Academic
Documente Profesional
Documente Cultură
Student ID:
Date: 25/04/2016
CLK MP0
OUT f
x1 MN1 x3 MN3
X Y
CLK MN0
GND 0V
Dynamic Logic Circuit
(a) (b)