11/16/2017 VLSI Concepts: VLSI BASIC

Content VLSI BASIC MoreSTA Next

& SIBlog»Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting

Video Lectures VLSI Industry: Insight Recommended Book About Us Assessment

VLSI Concepts
Translate page

Select Language

An online information center for all who have Interest in Semiconductor Industry.

Search This Blog ASIC Verification

Search

Index

Chapter1 Chapter2 Chapter3 Chapter4 Chapter5 Chapter6 Chapter7 Chapter8

STA & SI
Introduction Static Timing Analysis Clock Advance STA Signal Integrity EDA Tools Timing Models Other Topics

Chapter1 Chapter2 Chapter3 Chapter4 Chapter5 Chapter6

Extraction &
DFM Introductio Parasitic Interconnect Corner (RC Manufacturing Effects and Their Dielectric Process Other
n Corner) Modeling Layer Variation Topic Register Now

Featured Post
VLSI BASIC
"Fresher" become
3Ps (Passion, Pati
Here we are targeting the different basics of VLSI from very starting point (Digital Back ground) till understand the The Journey from Fres
meaning of "What is VLSI". easy as everyone think
suggest to students/ca
I have divided the all the post in different chapters and then subsections (As per the below index).

If you think, I have missed any topic, please let me know. I will try to cover that in this section (if possible) else I will let
Vlsi ex
you know by when and where It will be included.
Like

Note: Below Index can be changed because of more detailed sections or New topics but broadly following topics will be
Be the first of your f
covered.

Chapter 1 : Digital Background

1.1 Number System
1.2 Digital Arithmetic
1.3.a Logic Gates
1.3.b Logic Gates
1.4 Combinational Circuits
1.5 Multiplex (MUX)
1.6a Sequential Circuits (Introduction)
1.6b Sequential Circuits Components VLSI EXPERT (v
google.com/+Vlsi-e
1.7 Basic Flip Flop
Bridging Gap Betw
Acdamia and Indu
Chapter 2 : Semiconductor Background
Chapter 3: CMOS Processing Follow

3.1 Fabrication Steps. 307 followers

3.2 Create N-well And Field Oxide.

3.3 Creating Gate Oxide and Poly Layers.
Total Pageviews
3.4 Implant N+ Impurities.
3.5 Implant P+ Impurities. 5,399,814
3.6 Create Contact and Metal-M
Chapter 4: CMOS Basics
MOS design (type of MOS/PMOS/NMOS/CMOS)
CMOS Gates Subscribe To VLSI EXP

http://www.vlsi-expert.com/p/vlsi-basic.html 1/6
11/16/2017 VLSI Concepts: VLSI BASIC
CMOS basic working principle Posts
Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting
Chapter 5: CMOS Layout Design All Comments
Video Lectures VLSI Industry: Insight Recommended Book About Us Assessment
5.1 Layout Design Introduction
5.2 Why Design Rules
Chapter 6 : MOS Modeling:
Differennt Prperties
SPICE models
Simulation with MicroWind
Edusaksham
VLSI - Self...
Chapter 7: Few VLSI terminology
INR 5,750.00
Symol, Schematic, CELL, LIBRARY
Shop now
Timing , Power, Area,
Driving Strength, Slew, Transition Time, Propagation Delay,
Nets, PINS, Clock Circuit, DATA paths
Clock paths, Layout , Standard Cells
Library Cell Design

Chapter 8: VHDL-Verilog Basics Edusaksham

Other: VLSI - Static...
1) Twin-tub (Twin -Well) CMOS Process INR 2,300.00
2) Silicon On Insulator (SOI) CMOS Process
Shop now

Popular Posts

"Timing Paths" : Sta

Timing Analysis (ST
basic (Part 1)

34 comments: Basic of Timing

Analysis in Physical
Design
mayur December 14, 2013 at 11:30 AM
"Setup and Hold Tim
first, u are doing awesome work....and it will help lots of people thinking to make carrier in vlsi including me....
: Static Timing Analy
(STA) basic (Part 3a
sir, other topics are not visible....and please add as much as examples on different complex circuits using mux and decoders...
"Setup and Hold Tim
thanks in advance... Violation" : Static
Timing Analysis (ST
Reply basic (Part 3b)

Delay - "Wire Load

your VLSI December 17, 2013 at 11:19 AM Model" : Static Timin
Analysis (STA) basic
Hi Mayur, (Part 4c)

I am updating other topics .. one-by-one.. It will take some time to update on the site. I will try to include examples or references as much as possible - "Examples Of Setup
so that every one can clarify their concepts. and Hold time" : Sta
Timing Analysis (ST
Reply basic (Part 3c)

Replies Delay - "Interconnec

Delay Models" : Sta
Timing Analysis (ST
ariva zhagi February 27, 2014 at 8:21 PM
basic (Part 4b)
sir, can u plz help me to find more information on sequential circuits and basic flip flop
"Time Borrowing" :
Static Timing Analys
(STA) basic (Part 2)
birdyGURU November 4, 2014 at 11:48 PM
5 Steps to Crack VL
Sure, I will try my best to do it asap
Interview

10 Ways to fix SETU

Anonymous January 17, 2015 at 11:29 AM and HOLD violation
Static Timing Analys
Dear Administrator now,i think its time to update your blog,at-least complete those remaining topics as it have been a year now. Chapter- (STA) Basic (Part-8)
1,2&4 are the basic ones.Please at least fill them with your great work. Again your work is extremely good,that's why people wants you
to,..pls pls pls..
Recent Visitors
Reply

Anonymous February 5, 2014 at 2:46 PM

If you want a help. I can help you updating other topics and you can edit it if you want, that will help you save time. Email me at
hainam311@gmail.com.

Reply

http://www.vlsi-expert.com/p/vlsi-basic.html 2/6
11/16/2017 VLSI Concepts: VLSI BASIC
Live Traffic Feed
Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting
Anonymous February 5, 2014 at 4:18 PM
A visitor from Ban
Karnataka arrived f
Video Lectures
if you want aVLSI Industry:
volunteer. Insight
Email me Recommended Book
at hainam311@gmail.com About Us Assessment
google.co.in and vi
Reply "10 Ways to fix SE
and HOLD violatio
Static Timing Anal
Palas Parmar April 17, 2014 at 3:53 PM A visitor
(STA) from
Basic Cen
(Part-
District arrived fro2
|VLSI Concepts"
Eagerly waiting to enhance my knowledge in remaing topics.... Hope the unseen topics will b updated soon........
google.com.hk
ago and
Reply viewed "Synopsys
Constraints (SDC)
Replies |VLSI Concepts"
A visitor from Ban 2
ago
Karnataka arrived f
your VLSI April 19, 2014 at 10:56 AM
google.co.in and vi
Hi Palas, "10 Ways to fix SE
and HOLD violatio
I am working over that.. Soon I will update few more.
Static Timing Anal
A visitor
(STA) from
Basic Indi
(Part-
arrived from
|VLSI Concepts" 3
Palas Parmar May 5, 2014 at 11:00 PM l.facebook.com and
ago
ok. Thanks a lot. viewed "CMOS La
Design:
A visitorIntroductio
from Neu
Reply |VLSI Concepts"
Bayern arrived from3
ago
google.de and view
"Different File For
(file extensions) |V
A visitor from
Concepts" Hyda
3 mins
gopi .p May 6, 2014 at 10:39 AM
Andhra Pradesh arr
thank you so much sir for giving such a wndrful explanation about basics..........but as all are said i am exiting to learn remaining topics.plz update as from google.co.in a
early as possible..thnka in advance........ viewed ""Setup and
Reply Time" : Static Timi
Analysis
A visitor (STA)
from Egybas
(Part 3a)"Design
viewed |VLSI CoEx
Anonymous August 24, 2014 at 12:10 PM 4 mins ago
Format (DEF) |VL
sir I really thank you from d bottom of my heart...I m pursuing mtech in vlsi and I really needed these topics...u dnt knw hw much I was in need of Concepts" 6 mins
A visitor from Puna
them...thank you very much sir Maharashtra arrive
Reply vlsi-expert.com and
viewed ""Setup and
Time Violation" : S
Anonymous August 24, 2014 at 12:13 PM Timing Analysis (S
A visitor
basic (Partfrom
3b) Aus |VL
sir I need mos device and spice models...can u please update them soon
Texas
Concepts" arrived6 minsfroma
Reply expert.com and vie
""Timing Paths" : S
Replies Timing Analysis (S
basic
A visitor(Partfrom
1) |VLS Nan
your VLSI August 24, 2014 at 6:26 PM Concepts"
Jiangsu arrived 7 mins froa
Hi, expert.com and vie
"Basic of Timing A
MOS device is in process and it will be uploaded sometime in this week.
in Physical Design
Real-time view · Get Feedjit
Spice models - can take some time - but I will see if I can prepare on the priority basis.

Anonymous August 26, 2014 at 4:21 PM

Followers
sir I request u to upload them as soon as possible coz I really need it...thank you sir
Followers (456) Next

your VLSI September 8, 2014 at 7:15 AM

I am in the process.. Few I have uploaded and few are in line. Please check the "latest" section.

Reply

Follow

Anonymous January 17, 2015 at 11:40 AM

Dear Administrator now,i think its time to update your blog, at-least complete those remaining topics s it have been a year now.Chapter-1,2&4 are the
basic ones.Please at least fill them with your great work.Again your work is extremely good that's why people wants you to,..pls pls pls..

Reply

Replies

VlsiExpertGroup January 19, 2015 at 11:25 PM

Thanks for Showing interest. I become busy in the other topics. Topics on CMOS are almost ready. I will update soon.

Reply

http://www.vlsi-expert.com/p/vlsi-basic.html 3/6
11/16/2017 VLSI Concepts: VLSI BASIC
Anonymous January 24, 2015 at 1:47 PM
Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting
I am in 6 sem n now I am going to study about vlsi it helped me to know the basic thnks. ..I want to become a vlsi engineer can u guid me
Video Lectures
Reply VLSI Industry: Insight Recommended Book About Us Assessment

Replies

VlsiExpertGroup January 24, 2015 at 11:36 PM

Drop me a mail and I will try to help you or guide you.

Reply

Srivatsava P.S.V March 24, 2015 at 6:02 PM

Hi Sir,
I am planning to move into physical design can you please provide the topics I need to be covered and tools that can be helpful.

Reply

Anonymous April 2, 2015 at 11:28 PM

Thanks a lot for all this great work! It is VERY helpful! Thanks for taking out your time to help so many people!!!!
Could you please upload the remaining sections for digital background and the CMOS working as soon as you get some time?

Reply

Anonymous April 16, 2015 at 2:44 AM

can you send me material regarding to chapter 6 & 7? at hm1622@gmail.com

Reply

MOPIDEVI SRAVANI February 5, 2016 at 9:55 AM

Hai sir,
i am planning to move vlsi layout . Can u please forward me the material and contents to my mail id: mopidevisravani.475@gmail.com and tell me the
top related sites to improve my knowledge

Reply

Unknown February 26, 2016 at 6:48 AM

What is resource sharing? Please illustrate this example using a piece of Verilog and draw a picture of the hardware produced in 2 cases (with and
without resource sharing)

Reply

manasa sarovari March 9, 2016 at 11:39 PM

why are higher metal layers used for power and ground rails???

Reply

Replies

VLSI EXPERT March 10, 2016 at 1:39 PM

There are lot of reasons but for you ...

1) these are very close to outside Power Pins.
2) Metal Width and Thickness are large - So less resistive in nature. So less Voltage Drop , if we will use these For Power and Ground.

Reply

Anonymous July 9, 2016 at 11:37 AM

Hey, Can you mention me which book to refer for VLSI basics ( MOS transistor theory ) ? As I see many books in the market but confused to select
one.

Reply

Aman kumar October 23, 2016 at 2:44 PM

plz do fast sir we need more interview questions and answers

Reply

Iranna Kumbar October 26, 2016 at 7:39 PM

Hello sir, if possible can you please update chapter 7 ( VLSI terminology topics as you mentioned in this blog).

Reply

Unknown December 6, 2016 at 12:17 PM

http://www.vlsi-expert.com/p/vlsi-basic.html 4/6
11/16/2017 VLSI Concepts: VLSI BASIC
some of the topics are not visible... 1.6b,1.7,chapters-2,4,6,7,8
Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting
Reply
Video Lectures VLSI Industry: Insight Recommended Book About Us Assessment

Anonymous March 2, 2017 at 11:09 PM

Please enable the links for 4th chapter CMOS Basics

Reply

Anonymous March 25, 2017 at 12:19 AM

Sir i want to be the verification and design engineer in vlsi field

plzz enlighten me with the topic and material the i should read for it.
my mail id is saubhadragautam@gmail.com

Reply

Dolly Harsh May 11, 2017 at 10:41 AM

Well explained about basics of VLSI. Before I have studied VLSI but some of the topics was not clear to me. After reading your post it was all
explained.
Thanks a lot sir.

Reply

Enter your comment...

Comment as: Select profile...

Publish Preview

Home

Subscribe to: Posts (Atom)

Must Read Article

Layout Design Rules: 5 Steps to Crack VLSI Vlsi Interview Questions CMOS Layout Design:
Design Rule Check Interview Introduction
(DRC)

Hierarchical Design Skew Content Low Power:

Flow - part 1 Introduction

Follow by Email

Email address... Submit

http://www.vlsi-expert.com/p/vlsi-basic.html 5/6
11/16/2017 VLSI Concepts: VLSI BASIC

Content VLSI BASIC STA & SI Extraction & DFM Low Power Physical Design Vlsi Interview Questions Job Posting

Video Lectures VLSI Industry: Insight Recommended Book About Us Assessment

Vlsi expert group. Simple theme. Powered by Blogger.

http://www.vlsi-expert.com/p/vlsi-basic.html 6/6