Documente Academic
Documente Profesional
Documente Cultură
wire w1, w2, w3, w4, w5, w6, w7, w8, w9, w10, w11, w12, w13, w14, w15, w16,
w17, w18, w19, w20, w21, w22, w23, w24, w25, w26;
wire A_equal_B_1, A_greater_1, B_greater_1, A_equal_B_2, A_greater_2,
B_greater_2;
// 1st IC
xnor G1 (w1, A0, B0);
xnor G2 (w2, A1, B1);
xnor G3 (w3, A2, B2);
xnor G4 (w4, A3, B3);
and G5 (A_equal_B_1, w1, w2, w3, w4); // result of 1st IC for A_equal_B
// 2nd IC
endmodule
module testbench;
reg A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, B4, B5, B6, B7;
wire A_greater, B_greater, A_equal_B;
comparator test(A0, A1, A2, A3, A4, A5, A6, A7, B0, B1, B2, B3, B4, B5, B6,
B7, A_greater, B_greater, A_equal_B);
initial
begin
#100
A0=1'b1;A1=1'b0;A2=1'b0;A3=1'b0;A4=1'b1;A5=1'b1;A6=1'b1;A7=1'b0; // A=113; B=112
#100
A0=1'b0;A1=1'b1;A2=1'b0;A3=1'b1;A4=1'b1;A5=1'b0;A6=1'b0;A7=1'b0; // A=26; B=32
end
endmodule